

# National Semiconductor

# NM93C46AL 1024-Bit Serial EEPROM 64 x 16-Bit or 128 x 8-Bit Configurable

## **General Description**

The NM93C46AL is 1024 bits of CMOS non-volatile electrically erasable memory organized as either 64 16-bit registers or 128 8-bit registers. The organization is determined by the status of the ORG input. The memory device is fabricated using National Semiconductor's floating gate CMOS process for high reliability, low power consumption and a wide operating voltage range.

The interface is MICROWIRETM compatible for simple interfacing to a wide variety of microcontrollers and microprocessors. There are 7 instructions that operate the NM93C46AL: Read, Erase/Write Enable, Erase, Write, Erase/Write Disable, Write All, and Erase All.

The NM93C46AL is compatible with National Semiconductor's NM93C46L if the ORG pin (Pin 6) is left floating, as it is internally pulled up to  $V_{CC}$  to default to the 64 x 16 configuration.

### Features

- 2.0V to 5.5V operation in read mode
- 2.5V to 5.5V operation in all other modes
- Typical active current of 400 μA; typical standby current of 25 μA
- Direct write
- Reliable CMOS floating gate technology
- MICROWIRE compatible interface
- Self-timed programming cycle
- 40 years data retention
- Endurance: 106 data changes
- Packages available: 8-pin SO, 8-pin DIP



### **Connection Diagrams** Dual-In-Line Package (N) **Pin Names** and 8-Pin SO (M8) CS Chip Select cs V<sub>cc</sub> SK Serial Data Clock SK-2 -NC DI Serial Data Input DI-3 -ORG DO Serial Data Output DO GND GND Ground TL/D/11330-2 Vcc Power Supply **Top View** ORG Organization See NS Package Number N08E and M08A **Ordering Information** Commercial Temp. Range (0°C to + 70°C) **Order Number** NM93C46ALN NM93C46ALM8 Extended Temp. Range (-40°C to +85°C) **Order Number** NM93C46ALEN NM93C46ALEM8

## LOW VOLTAGE (<4.5V) SPECIFICATIONS

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Ambient Storage Temperature	-65°C to +150°C
All Input or Output Voltages with Respect to Ground	+6.5V to -0.3V
Lead Temperature	
(Soldering, 10 Seconds)	+300°C
ESD Rating	2000V

## **Operating Conditions**

Ambient Operating Temperature	
NM93C46AL	0°C to + 70°C
NM93C46ALE	-40°C to +85°C
Power Supply Range	
Read Mode	2.0V to 5.5V
All Other Modes	2.5V to 5.5V

## **DC and AC Electrical Characteristics**

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
ICC1	Operating Current CMOS Input Levels	NM93C46AL NM93C46ALE	CS = V <sub>IH</sub> , SK = 250 kHz		2 2	mA
I <sub>CC2</sub>	Operating Current TTL Input Levels	NM93C46AL NM93C46ALE	$\label{eq:cs} \begin{split} \text{CS} &= \text{V}_{\text{IH}},  \text{SK} = 250  \text{kHz} \\ 4.5\text{V} \leq \text{V}_{\text{CC}} \leq 5.5\text{V} \end{split}$		3 3	mA
ICC3	Standby Current	NM93C46AL NM93C46ALE	CS = 0V		50 100	μA
l <sub>iL</sub>	Input Leakage	NM93C46AL NM93C46ALE	$V_{IN} = 0V$ to $V_{CC}$	-2.5 -10	2.5 10	μА
	Pin 6			-10	10	1
IOL	Output Leakage	NM93C46AL NM93C46ALE	V <sub>IN</sub> = 0V to V <sub>CC</sub>	-2.5 -10	2.5 10	μΑ
VIL1 ViH1	Input Low Voltage Input High Voltage		$4.5V \le V_{CC} \le 5.5V$	2	0.8	v
V <sub>IL2</sub> VIH2	Input Low Voltage Input High Voltage		$2V \leq V_{CC} \leq 4.5V$	-0.1 0.8 V <sub>CC</sub>	0.2 V <sub>CC</sub> V <sub>CC</sub> + 1	v
V <sub>OL1</sub> V <sub>OH1</sub>	Output Low Voltage Output High Voltage	NM93C46AL NM93C46ALE	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = 2.1 \text{ mA}$ $I_{OH} = -400 \mu\text{A}$	2.4	0.4	v
V <sub>OL2</sub>	Output Low Voltage		$2V \le V_{CC} \le 4.5V$ $I_{OL} = 10 \ \mu A$		0.1 V <sub>CC</sub>	v
V <sub>OH2</sub>	Output High Voltage		$I_{OH} = -10 \mu A$	0.9 V <sub>CC</sub>		v
f <sub>SK</sub>	SK Clock Frequency	NM93C46AL NM93C46ALE		0	250 250	kHz
tSKH	SK High Time	NM93C46AL NM93C46ALE	(Note 2)	1		μs
tSKL	SK Low Time	NM93C46AL NM93C46ALE	(Note 2)	1		μs
t <sub>CS</sub>	Minimum CS Low Time	NM93C46AL NM93C46ALE	(Note 3)	1		μs

## LOW VOLTAGE (<4.5V) SPECIFICATIONS

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
tcss	CS Setup Time	NM93C46AL NM93C46ALE	Relative to SK	0.2 0.2		μs
tDIS	DI Setup Time	NM93C46AL NM93C46ALE	Relative to SK	0.4 0.4		μs
tCSH	CS Hold Time		Relative to SK	0		μs
tDIH	DI Hold Time		Relative to SK	0.4		μs
tPD1	Output Delay to "1"	NM93C46AL NM93C46ALE	AC Test		2 2	μs
t <sub>PD0</sub>	Output Delay to "0"	NM93C46AL NM93C46ALE	AC Test		2 2	μs
tsv	CS to Status Valid	NM93C46AL NM93C46ALE	AC Test		1 1	μs
t <sub>DF</sub>	CS to DO in TRI-STATE®	NM93C46AL NM93C46ALE	AC Test CS = V <sub>IL</sub>		0.4 0.4	μs
twp	Write Cycle Time				15	ms
t <sub>DH</sub>	D0 Hold Time		Relative to SK	10		ns

### Capacitance (Note 4)

 $T_A = +25^{\circ}C$ , f = 1 MHz

Symbol	Test	Max	Units
COUT	Output Capacitance	5	pF
CIH	Input Capacitance	5	pF

### AC Test Conditions (>4.5V)

Output Load	1 TTL Gate and $C_L = 100 p$	
Input Pulse Levels	0.4V to 2.4V	
Timing Measurement Referen	ice Level	
Input	1V and 2V	
Output	0.8V and 2V	

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The SK frequency specification for Commercial and Extended temperature range parts specifies a minimum SK clock period of 4 µs; therefore, in an SK clock cycle, t<sub>SKH</sub> + t<sub>SKL</sub> must be greater than or equal to 4 µs. For example, if t<sub>SKL</sub> = 1 µs, then the minimum t<sub>SKH</sub> = 3 µs in order to meet the SK frequency specification.

Note 3: For Commercial parts, CS must be brought low for a minimum of 1 μs between consecutive instruction cycles. Note 4: This parameter is periodically sampled and not 100% tested.

# STANDARD VOLTAGE (4.5 $\leq$ V $\leq$ 5.5)

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-65°C to +150°C
+6.5V to $-0.3V$
+ 300°C
2000V

## **Operating Conditions**

Ambient Operating Temperature	
NM93C46AL	0°C to + 70°C
NM93C46ALE	-40°C to +85°C
Positive Power Supply (V <sub>CC</sub> )	4.5V to 5.5V

# DC and AC Electrical Characteristics

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
ICC1	Operating Current CMOS Input Levels	NM93C46AL NM93C46ALE	CS = V <sub>IH</sub> , SK = 1 MHZ SK = 0.5 MHz		2 2	mA
I <sub>CC2</sub>	Operating Current TTL Input Levels	NM93C46AL NM93C46ALE	CS = V <sub>IH</sub> , SK = 1 MHz SK = 0.5 MHz		3 3	mA
ICC3	Standby Current	NM93C46AL NM93C46ALE	CS = 0V		50 100	μА
կլ	Input Leakage	NM93C46AL NM93C46ALE	$V_{IN} = 0V \text{ to } V_{CC}$	2.5 10	2.5 10	μA
lol	Output Leakage	NM93C46AL NM93C46ALE	$V_{IN} = 0V \text{ to } V_{CC}$	-2.5 -10	2.5 10	μA
VIL	Input Low Voltage			-0.1	0.8	v
VIH	Input High Voltage			2	V <sub>CC</sub> +1	v
V <sub>OL1</sub>	Output Low Voltage	NM93C46AL NM93C46ALE	$I_{OL} = 2.1 \text{ mA}$ $I_{OL} = 2.1 \text{ mA}$		0.4 0.4	v
V <sub>OH1</sub>	Output High Voltage		I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OL2</sub>	Output Low Voltage		l <sub>OL</sub> = 10 μA		0.2	v
V <sub>OH2</sub>	Output High Voltage		l <sub>OH</sub> = -10 μA	V <sub>CC</sub> - 0.2		v
fsk	SK Clock Frequency	NM93C46AL NM93C46ALE		0 0	1 0.5	MHz
t <sub>SKH</sub>	SK High Time	NM93C46AL NM93C46ALE	(Note 2) (Note 3)	250 500		ns
tSKL	SK Low Time	NM93C46AL NM93C46ALE	(Note 2) (Note 3)	250 500		ns
t <sub>CS</sub>	Minimum CS Low Time	NM93C46AL NM93C46ALE	(Note 4) (Note 5)	250 500		ns

## STANDARD VOLTAGE (4.5 ≤ V ≤ 5.5) (Continued)

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
tcss	CS Setup Time	NM93C46AL NM93C46ALE	Relative to SK	50 100		ns
tDIS	DI Setup Time	NM93C46AL NM93C46ALE	Relative to SK	100 200		ns
t <sub>CSH</sub>	CS Hold Time		Relative to SK	0		ns
<sup>t</sup> DIH	DI Hold Time	NM93C46AL NM93C46ALE	Relative to SK	100 200		ns
<sup>t</sup> PD1	Output Delay to "1"	NM93C46AL NM93C46ALE	AC Test		500 1000	ns
t <sub>PD0</sub>	Output Delay to "0"	NM93C46AL NM93C46ALE	AC Test		500 1000	ns
tsv	CS to Status Valid	NM93C46AL NM93C46ALE	AC Test		500 1000	ns
tDF	CS to DO in TRI-STATE	NM93C46AL NM93C46ALE	AC Test CS = V <sub>IL</sub>		100 200	ns
twp	Write Cycle Time				10	ms

### DC and AC Electrical Characteristics (Continued)

## Capacitance (Note 6)

 $T_A = +25^{\circ}C_1 f = 1 \text{ MHz}$ 

Symbol	Test	Max	Units
COUT	Output Capacitance	5	рF
CIH	Input Capacitance	5	pF

### AC Test Conditions (>4.5V)

and $C_L = 100 \text{ pF}$								
0.4V to 2.4V								
Timing Measurement Reference Level								
1V and 2V								
0.8V and 2V								

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The SK frequency specification for Commercial parts specifies a minimum SK clock period of 1  $\mu$ s; therefore, in an SK clock cycle, t<sub>SKH</sub> + t<sub>SKL</sub> must be greater than or equal to 1  $\mu$ s. For example, if t<sub>SKL</sub> = 250 ns, then the minimum t<sub>SKH</sub> = 750 ns in order to meet the SK frequency specification.

Note 3: The SK frequency specification for Extended Temperature parts specifies a minimum SK clock period of 2  $\mu$ s; therefore, in an SK clock cycle,  $t_{SKH} + t_{SKL}$  must be greater than or equal to 2  $\mu$ s. For example, if the  $t_{SKL} = 500$  ns, then the minimum  $t_{SKH} = 1.5 \ \mu$ s in order to meet the SK frequency specification.

Note 4: For Commercial parts, CS must be brought low for a minimum of 250 ns (t<sub>CS</sub>) between consecutive instruction cycles.

Note 5: For Extended Temperature parts, CS must be brought low for a minimum of 500 ns (I<sub>CS</sub>) between consecutive instruction cycles.

Note 6: This parameter is periodically sampled and not 100% tested.

## **Functional Description**

The NM93C46AL has seven instruction sets as described below. Note that each instruction set is broken down into the Start Bit (SB), Op code, Address (if applicable) and Data (if applicable). As shown in the timing diagrams and IN-STRUCTION SET tables, address bits will have 6/7 bits and 8/16 bits for the data. All instruction bits are entered into the device on the SK low-to-high transitions.

Programming is enabled by bringing CS to a Logical 0 state for the required  $t_{CS}$  period. After this  $t_{CS}$  period the selftimed operation may be monitored by bringing CS to a logical 1 and observing the DO status: Logical 1 = READY (Ready for the next instruction) and Logical 0 = BUSY (Programming in progress).

#### Erase/Write Enable (EWEN):

When V<sub>CC</sub> is applied to the device, it powers up in the programming Erase/Write disabled state. Therefore, all programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once this instruction is executed, programming remains enabled until the Erase/Write Disable (EWDS) instruction is executed or until V<sub>CC</sub> is removed from the part.

### Erase/Write Disable (EWDS):

To protect against accidental data disturbance, the Erase/ Write Disable instruction disables all programming modes and should follow the end of all programming cycles.

### Read (READ):

The Read instruction outputs the specified address data on the DO pin. After the READ instruction is received, the instruction and address are decoded and data is transferred from the address to an 8-/16-bit shift register output buffer. A dummy bit (logical 0) precedes all 8-/16-bit data out strings. The READ instruction may be executed from either the enabled or disabled state.

#### Erase (ERASE):

This instruction, when followed by an address location, programs all bits in the selected register/address to a 1 state (Register erase).

#### Erase All (ERAL):

This instruction programs all registers/addresses in the memory array to a 1 state (Bulk erase).

#### Write (WRITE):

This instruction, when followed by an address location and 8/16 bits of data, programs the selected register/address.

#### Write All (WRAL):

This instruction, when followed by 8/16 bits of data, programs all registers/addresses in the memory array with the specified data pattern (Bulk write).

Note: The NM93C46AL device does not require an 'ERASE' or 'ERASE ALL' prior to the 'WRITE' and 'WRITE ALL' instructions. The 'ERASE' and 'ERASE ALL' instructions are included to maintain compatibility with the NMOS NMC9346.

## **Instruction Set**

Instruction	Start Bit	Ope	eboo	Addr	ess*	D	ata	Comments	
		Oldri Dil	Opt	Jour	128 x 8	64 x 16	128 x 8	64 x 16	
READ	1	1	0	A6-A0	A5-A0			Read Address AN-A0	
ERASE	1	1	1	A6-A0	A5-A0			Erase Address AN-A0	
WRITE	1	0	1	A6-A0	A5-A0	D7-D0	D15-D0	Write Address AN-A0	
EWEN	1	0	0	11XXXXX	11XXXX			Program Enable	
EWDS	1	0	0	00XXXXX	00XXXX			Program Disable	
ERAL	1	0	0	10XXXXX	10XXXX		*	Erase All Addresses	
WRAL	1	0	0	01XXXXX	01XXXX	D7-D0	D15-D0	Program All Addresses	

"It is necessary to clock in the "Don't Care" Address Bits.





