# SE/NE5537

**PIN CONFIGURATION** 

#### DESCRIPTION

The NE5537 monolithic Sample and Hold amplifier combines the best features of ion implanted JFET's with bipolar devices to obtain high accuracy, fast acquisition time, and low droop rate. This device is pin compatible with the LF198, and features superior performance in droop rate and output drive capability. The circuit shown in Figure 1 contains two operational amplifiers which function as a unity gain amplifier in the Sample mode. The first amplifier has bipolar input transistors which gives the system a low offset voltage. The second amplifier has JFET input transistors to achieve low leakage current from the hold capacitor. A unique circuit design for leakage current cancellation using current mirrors gives the NE5537 a low droop rate at higher temperature. The output stage has the capability to drive a 2KΩ load. The logic input is compatible with TTL, PMOS or CMOS logic. The differential logic threshold is 1.4V with the Sample mode occurring when the logic input is high. It is available in 8-lead TO-5 and 8pin plastic DIP packages.

### FEATURES

- Operates from ± 5V to ± 18V supplies
- Hold leakage current 6pA @ Tj25°C
- Less than  $4\mu s$  acquisition time
- TTL, PMOS, CMOS compatible logic input
- 0.5mV typical hold step at C<sub>h</sub> = 0.01μF
- Low input offset: 1MV (typical)
- 0.002% gain accuracy with RL =  $2k\Omega$
- Low output noise in hold mode
- Input characteristics do not change during hold mode
- High supply rejection ratio in sample or hold
- Wide bandwidth


### ABSOLUTE MAXIMUM RATINGS


PARAMETER	RATING	UNIT
Supply voltage	± 18	v
Power dissipation (package limitation) <sup>1</sup>	500	mW
Operating amblent temperature range		
SE5537	-55 to +125	°C
NE5537	0 to +70	°C
Storage temperature range	-65 to +150	°C
Input voltage	Equal to supply	
	voltage	
Logic to logic reference differential voltage <sup>2</sup>	+7, -30	v
Output short circuit duration	Indefinite	
Hold capacitor short circuit duration	10	sec
Lead temperature (soldering, 10sec)	300	°C

#### NOTES

- The maximum junction temperature of the SE5537 is 150°C and for the NE5537 is 100°C. When operating at elevated ambient temperature, the TO-5 and plastic DIP packages must be derated based on a thermai resistance (50) of 150°C/W.
- Although the differential voltage may not exceed the limits given, the common mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.

### **BLOCK DIAGRAM**





#### NOTES:

- 1. SOL Released in Large SO package only.
- 2. SOL and non-standard pinout.
- 3. SO and non-standard pinouts.

# ELECTRICAL CHARACTERISTICS<sup>3</sup>

		SE5537		NE5537					
PARAMETER	TEST CONDITIONS	Min	Min Typ Max M		Min	Min Typ Ma			
Input offset voltage <sup>6</sup>	T <sub>j</sub> = 25°C Full temperature range		1	3 5		2	7 10	mV mV	
Input bias current <sup>6</sup>	T <sub>j</sub> = 25°C Full temperature range		5	25 75		10	50 100	nA nA	
Input impedance	T <sub>j</sub> = 25°C		10 <sup>10</sup>			10 <sup>10</sup>		Ω	
Gain error	$\begin{array}{l} T_{j} = 25^{\circ}\text{C},\\ -10\text{V} \leq \text{V}_{\text{IN}} \leq 10\text{V}, \text{ R}_{\text{L}} = 2\text{K}\\ -11.5\text{V} \leq \text{V}_{\text{IN}} \leq 11.5\text{V},\\ \text{R}_{\text{L}} = 10\text{K}\\ \end{array}$ Full temperature range		0.002	0.007		0.004	0.01	%	
Feedthrough attenuation ratio at 1kHz	$T_j = 25^{\circ}C, C_h = 0.01 \mu F$	86	96		80	90		dB	
Output impedance	T <sub>j</sub> = 25°C, "HOLD" mode full temperature range		0.5	2 4		0.5	4 6	Ω	
"HOLD" Step <sup>4</sup>	$T_j = 25^{\circ}C, C_h = 0.01 \mu F,$ VOUT = 0		0.5	2.0		1.0	2.5	mV	
Supply current <sup>6</sup>	Tj=25°C		4.5	6.5		4.5	7.5	mA	
Logic and logic reference input current	Tj = 25°C		2	10		2	10	μA	
Leakage current into hold capacitor <sup>6</sup>	$T_j = 25^{\circ}C \text{ hold mode}^5$		6	50		6	100	рA	
Acquisition time to 0.1%	$V_{OUT} = 10V,$ $C_{h} = 1000pF$ $C_{h} = 0.01\mu f$		4 20			4 20		μ8 μ8	
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2V$		5			5		mA	
Supply voltage rejection ratio	V <sub>OUT</sub> = 0	80	110		80	110		dB	
Differential logic threshold	T <sub>i</sub> = 25°C	0.8	1.4	2.4	0.8	1.4	2.4	v	

#### NOTES

to hold capacitor value.


 Unless otherwise specified, the following conditions apply. Unit is in "sample" mode, V<sub>S</sub> = ± 15V, T<sub>j</sub> = 25°C, −11.5V ≤ V<sub>IN</sub> ≤ 11.5V, C<sub>h</sub> = 0.01µF, and R<sub>L</sub> = 2kΩ. Logic reference voltage = 0V and logic voltage = 2.5V.
Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capetitor. 1pF, for instance, will create an additional 0.5mV step with a 5V logic

awing and a 0.01F hold capacitor. Magnitude of the hold step is inversely proportional

5. Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.


6. These parameters guaranteed over a supply voltage range of  $\pm 5$  to  $\pm 18V$ .

# TYPICAL PERFORMANCE CHARACTERISTICS




# SE/NE5537

### TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd.)



### TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



#### POWER SUPPLY REJECTION 160 Ti = 25°C 140 = V- = 15V VOUT = OV 120 (B) RATIO 100 POSITIVE 80 **EJECTION** NEGATIV SUPPLY 60 40 20 0 16 TOOK 1M 100 106 EREQUENCY (Hz)

NPUT TO

OUTPUT

PHASE

R

AYC

114

SE/NE5537

APERTURE TIME: The delay required between "hold" command and an input analog transition, so that the transition does not affect the held output.

BANDWIDTH: The frequency at which the gain is down 3dB from its dc value. It's measured in sample (track) mode with a smallsignal sine wave that doesn't exceed the slew rate limit.

**EFFECTIVE APERTURE DELAY:** The time difference between the hold command and the time at which the input signal is at the held voltage.

FIGURE OF MERIT: The ratio of the available charging current during sample mode to the leakage current during hold mode.

HOLD-MODE DROOP: The output voltage change per unit of time while in hold. Commonly specified in V/s,  $\mu$ V/ $\mu$ s or other convenient units.

HOLD-MODE FEEDTHROUGH: The percentage of an input sinusoidal signal that is measured at the output of a sample-hold when it's in hold mode.

HOLD SETTLING TIME: The time required for the output to settle within 1mV of final value after the "hold" logic command.

SAMPLE-TO-HOLD OFFSET ERROR: The difference in output voltage between the time the switch starts to open, and the time when the output has settled completely. It is caused by charge being transferred to the hold capacitor switch as it opens.

SLEW RATE: The fastest rate at which the sample & hold output can change (specified in V/ $\mu$ s).

HOLD STEP: The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (dc) analog input voltage. Logic swing is 5V.

## SAMPLE AND HOLD

### INTRODUCTION

For many years designers have used the sample and hold (or track and hold) to operate on analog information in a time frame which is expedient.

By sampling a segment of the information and holding it until the proper timing for converting to some form of control signal or readout allows the designer certain freedom in performing predetermined manipulative functions. Therefore, the sample and hold can be defined as a "selective analog memory cell".

The memory is volatile and will also decay with time.

When using the sample and hold method for evaluating signal information, the designer is given the added feature of eliminating outside noise elements. With the analog to digital converter products available today the "dc memory" of the sample and hold can be easily converted to digital format and further incorporated into microprocessor based systems.

Parametric evaluation of the sample and hold will be discussed in the following paragraphs.

### **DEFINITION OF TERMS**

ACQUISITION TIME: The time required to acquire a new analog input voltage with an output step of 10V. Note that acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.

**APERTURE DELAY TIME:** The time elapsed from the hold command to the opening of the switch.

**APERTURE JITTER:** Also called "aperture uncertainty time", it's the time variation or uncertainty with which the switch opens, or the time variation in aperture delay.



DYNAMIC SAMPLING ERROR: The error introduced into the held output due to a changing analog input at the time the hold command is given. Error is expressed in mV with a given hold capacitor value and input slew rate. Note that this error term occurs even for long sample times.

GAIN ERROR: The ratio of output voltage swing to input voltage swing in the sample mode expressed as a percent difference.

THRESHOLD: Level shall be defined as that level which causes the switch control to change state.

### **BASIC BLOCK DIAGRAM**

The basic circuit concept of the sample and hold circuit incorporates the use of two (2) operational amplifiers and a switch control mechanism (which determines sample, hold or track conditions). Reference figure 1.

The block diagram of the NE5537 is a closed loop non-inverting unity gain sample and hold system. The input buffer amplifier supplies the current necessary to charge the hold capacitor, while the output buffer amplifier closes the loop such that the output voltage is identical to the input voltage (with consideration for input offset voltage, offset current, and temperature variations which are common to *all* sample and hold circuits, be they monolithic, hybrid or modular).

When the sampling switch is open (in the hold mode) the clamping diodes close the loop around the input amplifier to keep it from being overdriven into saturation.

The switch control is driven by external logic levels via a timing sequence remote from the sample and hold device. Reference figure 2. The switch control has a floating reference (pin 7), referred to as the logic reference which makes the sample and hold device compatible to several types of external logic signals (TTL, PMOS, & CMOS). The switching device operates at a threshold level of 1.4V.

The switch mechanism is on (sampling an information stream) when the logic level is high (pin 8 is 1.4 volts higher than pin 7) and presents a load of 5 microamperes to the input logic signal. The analog sampled signal is amplified, stored (in the external holding capacitor), and buffered. At the end of the sampling period the internal switch mechanism turns off (switch opens) and the "stored analog memory" information on the external capacitor (pin 8) is loaded down by an operational amplifier connected in the unity gain non-inverting configuration. This

amplifier, whose input impedance is effectively:

	R	$= R_{IN}(A_{OL})/(1 + 1/A)$
where	R	= Effective input impedance
	RIN	= Open loop input impedance
	AOL	= Open loop gain
	Α -	= AC loop gain

Therefore, the higher the open loop gain of the second operational amplifier, the larger the effective loading on the capacitor. The larger the load, the lower the "leakage" current and the better the droop characteristics.

In actuality the amplifiers are designed with special leakage current cancellation circuits along with FET input devices. The leakage current cancellation circuits give better high temperature operation (remember that the FET amplifiers double in required bias current for every 10 degree increase in junction temperature).

Sampling time for the NE5537 is less than 10 $\mu$ sec, (measured to 0.1% of input signal). Leakage current is 6pA at a rate output load of 2k $\Omega$ .

### **BASIC APPLICATIONS**

#### **Multiplying DAC**

As depicted in the block diagram of figure 3, the sample and hold circuit is used to supply a "variable" reference to the digital to analog converter. As the input reference varies, the output will change in accordance with equation 1, shown in figure 3.

Varying the input signal reference level can aid the system in performing both compression and expansion operations. The multiplying DAC's used are the Signetics SE/NE 5008; however, if the rate of change of the reference variation is kept slow enough a microprocessor compatible DAC can be incorporated, such as the NE5018 or the NE5020.

#### DATA ACQUISITION SYSTEMS

As mentioned earlier, the designer may wish to operate on several different segments of an "analog" signal; however he is imited by the fact that only one analog to digital converter channel is available to him. Figure 4 shows the means by which a multiplexing system may be accomplished.

#### **APPLICATION HINTS**

#### **Hold Capacitor**

A significant source of error in an accurate sample and hold circuit is dielectric absorption in the hold capacitor. A mylar cap, for

instance, may "sag back" up to 0.2% after a quick change in voltage. A long "soak" time is required before the circuit can be put back into the hold mode with this type of capacitor. Dielectrics with very low hysteresis are polystyrene, polypropylene, and Teflon. Other types such as mica and polycarbonate are not nearly as good. Ceramic is unusable with > 1% hysteresis. The advantage of polypropylene over polystyrene is that it extends the maximum ambient temperature from 85°C to 100°C. The hysteresis relaxation time constant in polystyrene, for instance, is 10-50ms. If A-to-D conversion can be made within 1ms, hysteresis error will be reduced by a factor of ten.

### **DC Zeroing**

DC Zeroing is accomplished by connecting the offset adjust pin to the wiper of a  $1k\Omega$ potentiometer which has one end tied to V<sup>+</sup> and the other end tied through a resistor to ground. The resistor should be selected to give  $\simeq 0.6$ mA through the  $1K\Omega$  potentiometer.

#### Sampling Dynamic Signals

Sampling errors due to moving (changing) input signals are of significant concern to designers employing sample and hold circuits. There exist finite phase delays through the sample and hold circuit causing an input-output phase differential for moving signals. In addition, the series protection resistor (300 $\Omega$  to pin 6 of the NE5537) will add an RC time constant, over and above the slew rate limitation of the input buffer/current drive amplifier. This means that at the moment the "hold" command arrives, the hold capacitor voltage may be somewhat different than the actual analog input. The effect of these delays is opposite to the effect created by delays in the logic which switches the circuit from sample to hold. For example, consider an analog input of 20 Vp-p at 10kHz. Maximum dV/dt is 0.6V/µs. With no analog phase delay and 100ns logic delay, one could expect up to  $(0.1\mu s) (0.6V/\mu s) = 60mV$  error if the "hold" signal arrived near maximum dV/dt of the input. A positive going input would give a ±60mV error. Now assume a 1MHz (3dB) bandwidth for the overall analog loop. This generates a phase delay of 160ns. If the hold capacitor sees this exact delay, then error due to analog delay will be (0.18µs)  $(0.6V/\mu s) = -96mV$  (analog) for a total of -36mV. To add to the confusion, analog delay is proportional to hold capacitor value while digital delay remains constant. A family of curves (dynamic sampling error) is included to help estimate errors.

# SE/NE5537

A curve labeled *Aperture Time* has been included for sampling conditions where the input is steady during the sampling period, but may experience a sudden change nearly coincident with the "hold" command. This curve is based on a 1mV error fed into the output.

A second curve, *Hold Settling Time* indicates the time required for the output to settle to 1mV after the "hold" command.

#### **Digital Feedthrough**

Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this prob-

### TYPICAL APPLICATIONS

SAMPLE 5V

HOLD OV

lem, board layout should keep logic lines as far as possible from the analog input. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source. Reducing high amplitude logic signals to 2.5V will also help.

Logic signals also couple to the hold capacitor. This hold capacitor should be guarded by a P.C. card trace connected to the sample-and-hold output. This will also minimize board leakage.

#### SPECIAL NOTES

- Not all definitions herein defined are measured parametrically for the NE5537, but are legitimate terms used in sample and hold systems.
- Reference should be made to Design Engineering, volumes 23 (Nov. 8, 1978), 25 (Dec. 6, 1978) and 26 (Dec. 20, 1978) for articles written by Eugene Zuch of Datel Systems, Inc. for a further discussion of sample and hold circuits.
- 3. Reference also made to National Semiconductor Corporation's Special Functions Data Book (1976).

