DESCRIPTION

The S/N3001 MCU is 1 element of a bipolar microcomputer set. When used with the S/N3002, 54/74S182, ROM or PROM memory, a powerful microprogrammed computer can be implemented.


The 3001 MCU controls the fetch sequence of microinstructions from the microprogram memory. Functions performed by the 3001 include:

- · Maintenance of microprogram address register
- Selection of next microinstruction address
- Decoding and testing of data supplied via several input buses
- Saving and testing of carry output data from the central processing (CP) array
- · Control of carry/shift input data to the CP array
- · Control of microprogram interrupts


FEATURES

- Schottky TTL process
- 45ns cycle time (typ.)
- Direct addressing of standard bipolar PROM or ROM
- 512 microInstruction addressability
- Advanced organization:
 - 9-bit microprogram address register and bus organized to address memory by row and column 4-bit program latch
 - 4-bit program latch 2-flag registers
- 11 address control functions:
 - 3 jump and test latch function 16 way jump and test Instruction
- 8 flag control functions:
 - 4 flag input functions
 - 4 flag output functions

PIN CONFIGURATION



BLOCK DIAGRAM



PIN DESIGNATION


| PIN | SYMBOL | NAME AND FUNCTION | TYPE |
|----------|---------------------------------------|---|---------------------------------------|
| 1-4 | $\overline{PX}_4-\overline{PX}_7$ | Primary Instruction Bus Inputs | Active low |
| | | Data on the primary instruction bus is tested by the JPX function to | |
| J | 2.5 | determine the next microprogram address. | |
| 5,6,8,10 | \overline{SX}_0 - \overline{SX}_3 | Secondary Instruction Bus Inputs | Active low |
| 1 | | Data on the secondary instruction bus is synchronously loaded into the | |
| 1 | | PR-latch while the data on the PX-bus is being tested (JPX). During a | |
| 1 | | subsequent cycle, the contents of the PR-latch may be tested by the JPR, | |
| ļ | | JLL, or JRL functions to determine the next microprogram address. | |
| 7,9,11 | PR ₀ -PR ₂ | PR-Latch Outputs | Open Collector |
| ì | | The PR-latch outputs (SX ₀ -SX ₂) are synchronously enabled by the JCE function. | |
| | | They can be used to modify microinstructions at the outputs of the | |
| | ÷ | microprogram memory or to provide additional control lines. | |
| 12,13 | FC ₀ -FC ₃ | Flag Logic Control Inputs | Active high |
| 15,16 | -03 | The flat logic control inputs are used to cross-switch the flags (C and Z) | |
| · | | with the flag logic input (FI) and the flag logic output (FO). | |
| 14 | FO | Flag Logic Output | Active low |
| | | The outputs of the flags (C and Z) are multiplexed internally to form the | Three-state |
| | | common flag logic output. The output may also be forced to a logical | i i i i i i i i i i i i i i i i i i i |
| ľ | | 0 or logical 1. | |
| 17 | FĪ | Flag Logic Input | Active low |
| | ì | The flag logic input is demultiplexed internally and applied to the inputs | ACTIVE IOW |
| ١ | ľ | of the flags (C and Z). Note: The flag input data is saved in the F-latch | |
| ł | Į. | when the clock input (CLK) is low. | |
| 18 | ISE | Interrupt Strobe Enable Output | Active high |
| | 102 | The interrupt strobe enable output goes to logical 1 when one of the | Active high |
| - | Į | JZR functions are selected (see Functional Description). It can be used | |
|] | | to provide the strobe signal required by interrupt circuits. | |
| 19 | CLK | Clock Input | |
| 20 | GND | Ground | |
| 21-24 | AC ₀ -AC ₆ | Next Address Control Function Inputs | Active high |
| 37-39 | 700-706 | All jump functions are selected by these control lines. | Active riigh |
| 25 | EN | Enable Input | |
| 23 | LIN | When in the high state, the enable input enables the microprogram | |
| | 1 | | |
| 26-29 | AAA AAA [| address, PR-latch and flag outputs. | Three state |
| 30-34 | MA ₀ -MA ₃ | Microprogram Column Address Outputs | Three-state |
| 35 | MA₄-MA ₈ ERA | Microprogram Row Address Outputs | Three-state |
| 35 | EHA | Enable Row Address Input | Active high |
| | | When in the low state, the enable row address input independently | |
| - | | disables the microprogram row address outputs. It can be used to facilitate | |
| ae | | the implementation of priority interrupt systems. | |
| 36 | LD | Microprogram Address Load Input | Active high |
| 1 | | When the active high state, the microprogram address load input inhibits | |
| | 1 | all jump functions and synchronously loads the data on the instruction | |
| | Ì | buses into the microprogram address register. However, it does not inhibit | |
| . | | the operation of the PR-latch or the generation of the interrupt strobe enable. | |
| 40 | v _{CC} | +5 Volt supply | |

THEORY OF OPERATION

The MCU controls the sequence of microinstructions in the microprogram memory. The MCU simultaneously controls 2 flipflops (C, Z) which are interactive with the carry-in and carry-out logic of an array of CPEs.

The functional control of the MCU provides both unconditional jumps to new memory locations and jumps which are dependent on the state of MCU flags or the state of the "PR" latch. Each instruction has a "jump set" associated with it. This "jump set" is the total group of memory locations which can be addressed by that instruction.

The MCU utilizes a two-dimensional addressing scheme in the microprogram memory. Microprogram memory is organized as 32 rows and 16 columns for a total of 512 words. Word length is variable according to application. Address is accomplished by a 9-bit address organized as a 5-bit row and 4-bit column address.



FUNCTIONAL DESCRIPTION

The following is a description of each of the eleven address control functions. The symbols shown below are used to specify row and column addresses.

| MNEMONIC | FUNCTION |
|----------|--|
| rown | 5-bit next row address where n is the decimal row address. |
| coln | 4-bit next column address where n is the decimal column address. |

Unconditional Address Control (Jump) Functions

The jump functions use the current microprogram address (i.e., the contents of the microprogram address register prior to the rising edge of the clock) and several bits from the address control inputs (ACO-AC6) to generate the next microprogram address.

Flag Conditional Address Control (Jump Test) Functions

The jump/test flag functions use the current microprogram address, the contents of the selected flag or latch, and several bits from the address control function to generate the next microprogram address.

JUMP FUNCTION TABLE

| MNEMONIC | NAME AND FUNCTION |
|----------|---|
| JCC | Jump in current column, AC_0 - AC_4 are used to select 1 of 32 row addresses in the current column, specified by MA_0 - MA_3 , as the next address. |
| JZR | Jump to zero row. AC_0 - AC_3 are used to select 1 of 16 column addresses in row_0 , as the next address. |
| JCR | Jump in current row. AC_0 - AC_3 are used to select 1 of 16 addresses in the current row, specified by MA_4 - MA_8 , as the next address. |
| JCE | Jump in current column/row group and enable PR-latch outputs. AC_0 - AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 - MA_8 , as the next row address. The current column is specified by MA_0 - MA_3 . The PR-latch outputs are asynchronously enabled. |

JUMP/TEST FUNCTION TABLE

| MNEMONIC | NAME AND FUNCTION |
|----------|---|
| JFL | Jump/test F-latch. AC ₀ -AC ₃ are used to select 1 of 16 row addresses in the current row group, specified by MA ₈ , as the next row address. If the current column group, specified by MA ₃ , is col ₀ -col ₇ , the F-latch is used to select col ₂ or col ₃ as the next column address. If MA ₃ specifies column group col ₈ -col ₁₅ , the F-latch is used to select col ₁₀ or col ₁ , as the next column address. |
| JCF | Jump/test C-flag. AC_0 - AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. If the current column group specified by MA_3 is col_0 - col_7 , the C-flag is used to select col_2 or col_3 as the next column address. If MA_3 specifies column group col_8 - col_{15} , the C-flag is used to select col_1 or col_{11} as the next column address. |
| JZF | Jump/test Z-flag. Identical to the JCF function described above, except that the Z-flag, rather than the C-flag, is used to select the next column address. |
| JPR | Jump/test PR-latch. AC_0 - AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. The 4 PR-latch bits are used to select 1 of 16 possible column addresses as the next column address. |
| JLL | Jump/test leftmost PR-latch bits. AC_0 - AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. PR $_2$ and PR $_3$ are used to select 1 of 4 column addresses in col_4 through col_7 as the next column address. |
| JRL | Jump/test rightmost PR-latch bits. AC_0 and AC_1 are used to select 1 of 4 high-order row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. PR_0 and PR_1 are used to select 1 of 4 possible column addresses in col_{12} through col_{16} as the next column address. |
| JPX | Jump/test PX-bus and load PR-latch. AC_0 and AC_1 are used to select 1 of 4 row addresses in the current row group, specified by MA_6 - MA_8 , as the next row address. PX_4 - PX_7 are used to select 1 of 16 possible column addresses as the next column address. SX_0 - SX_3 data is locked in the PR-latch at the rising edge of the clock. |

PX-Bus and PR-Latch Conditional Address Control (Jump/Test) Functions

The PX-bus jump/test function uses the data on the primary instruction bus (PX4-PX₇), the current microprogram address, and several selection bits from the address control function to generate the next microprogram address. The PR-latch jump/ test functions use the data held in the PRlatch, the current microprogram address, and several selection bits from the address. control function to generate the next microprogram address.

Flag Control Functions

The flag control functions of the MCU are selected by the 4 input lines designated FC₀-FC₃. Function code formats are given in "Flag Control Function summary."

The following is a detailed description of each of the 8 flag control functions.

Flag Input Control **Functions**

The flag input control functions select which flag or flags will be set to the current value of the flag input (FI) line.

Data on Fi is stored in the F-latch when the clock is low. The content of the F-latch is loaded into the C and/or Z flag on the rising edge of the clock.

Flag Output Control Functions

The flag output control functions select the value to which the flag output (FO) line will be forced.

FLAG CONTROL FUNCTION TABLE

| MNEMONIC | FUNCTION DESCRIPTION |
|----------|---|
| SCZ | Set C-flag and Z-flag to FI. The C-flag and the Z-flag are both set to the value of FI. |
| STZ | Set Z-flag to FI. The Z-flag is set to the value of FI. The C-flag is unaffected. |
| STC | Set C-flag to FI. The C-flag is set to the value of FI. The Z-flag is unaffected. |
| HCZ | Hold C-flag and Z-flag. The values in the C-flag and Z-flag are unaffected. |

FLAG OUTPUT CONTROL FUNCTION TABLE

| MNEMONIC | FUNCTION DESCRIPTION |
|----------|---|
| FF0 | Force FO to 0. FO is forced to the value of logical 0. |
| FFC | Force FO to C. FO is forced to the value of the C-flag. |
| FFZ | Force FO to Z. FO is forced to the value of the Z-flag. |
| FF1 | Force FO to 1. FO is forced to the value of logical 1. |

FLAG CONTROL FUNCTION SUMMARY

| TYPE | MNEMONIC | DESCRIPTION | FC ₁ | 0 |
|-------|----------|----------------------------|-----------------|---|
| | SCZ | Set C-flag and Z-flag to f | 0 | 0 |
| Flag | STZ | Set Z-flag to f | 0 | 1 |
| Input | STC | Set C-flag to f | 1 | 0 |
| | HCZ | Hold C-flag and Z-flag | 1 | 1 |

| TYPE | MNEMONIC | DESCRIPTION | FC ₃ | 2 |
|--------|----------|--------------------|-----------------|---|
| | FF0 | Force FO to 0 | 0 | 0 |
| Flag | FFC | Force FO to C-flag | 1 | 0 |
| Output | FFZ | Force FO to Z-flag | 0 | 1 |
| | FF1 | Force FO to 1 | 1 | 1 |

| LOAD FUNCTION | | | | | | | | | |
|------------------|-----------------|----------------|----------------|-------|--------|-----------------|----------------|----------------|----------------|
| LD | MA ₈ | 7 | 6 | . 5 | 4 | MA ₃ | 2 | 1 | 0 |
| (0 | 1 | S | See Ad | dress | Contro | I Functi | on Sum | mary | |
| 1 | 0 | X ₃ | X ₂ | Χı | Xo | X 7 | Χ ₆ | X ₅ | X ₄ |

f = Contents of the F-latch

xn = Data on PX- or SX-bus line n (active low)

ADDRESS CONTROL FUNCTION SUMMARY

| | | FUNCTION | | | | | | NEXT ROW | | | | NEXT COL | | | | | |
|----------|-------------------------|-----------------|---|----|-------|----------------|----------------|----------------|-----------------|----------------|----------------|----------------|----------------|-----------------|----------------|----------------|----------|
| MNEMONIC | DESCRIPTION | AC ₆ | 5 | 4 | 3 | 1 2 | _1 | 0 | MA ₈ | 7 | 6 | 5 | 4 | MA ₃ | 2 | _1_ | 0 |
| JCC | Jump in current column | 0 | 0 | d₄ | d_3 | d ₂ | d ₁ | d_0 | d₄ | d_3 | d_2 | d ₁ | do | m ₃ | m ₂ | m ₁ | m_0 |
| JZR | Jump to zero row | 0 | 1 | 0 | d_3 | d ₂ | d ₁ | d₀ | 0 | 0 | 0 | 0 | 0 | d₃ | d_2 | d ₁ | ďο |
| JCR | Jump in current row | 0 | 1 | 1 | d_3 | d_2 | d_1 | d₀ | m _B | m_7 | m_{θ} | m_5 | m ₄ | d_3 | d_2 | d ₁ | d_0 |
| JCE | Jump in column/enable | 1 | 1 | 1 | 0 | d_2 | d_1 | d _o | m ₈ | m_7 | d_2 | d ₁ | d₀ | m_3 | m_2 | m_1 | m_0 |
| JFL | Jump/test F-latch | 1 | 0 | 0 | d₃ | d_2 | d ₁ | d _o | m ₈ | d_3 | d_2 | d ₁ | d _o | m_3 | 0 | 1 | f |
| JCF | Jump/test C-flag | 1 | 0 | 1 | 1 | d ₂ | d_1 | do | m _e | m_7 | d ₂ | d۱ | d₀ | m_3 | 0 | 1 | С |
| JZF | Jump/test Z-flag | 1 | 0 | 1 | 1 | d٥ | d ₁ | d₀ | m _e | m_7 | d ₂ | d, | d _o | m ₃ | 0 | 1 | z |
| JPR | Jump/test PR-latch | 1 | 1 | 0 | 0 | d_2 | d ₁ | d _o | ma | m_7 | d, | d, | d _o | ρ_3 | p_2 | P ₁ | ρ_0 |
| JLL | Jump/test left PR bits | 1 | 1 | 0 | 1 | d_2 | d ₁ | d ₀ | m ₈ | m ₇ | d_2 | d ₁ | d₀ | 0 | 1 | p_3 | p_2 |
| JRL | Jump/test right PR bits | 1 | 1 | 1 | 1 | 1 | d ₁ | d ₀ | m _e | m_7 | 1 | d ₁ | d _o | 1 | 1 | P1 | po |
| JPX | Jump/test PX-bus | 1 | 1 | 1 | 1 | 0 | d ₁ | ďο | m _R | m ₂ | m_6 | d, | d _o | X 7 | X6 | Xs | X. |

NOTE

dn = Data on address control line n

mn = Data in microprogram address register bit n

Pn - Data in PR-latch bit n

xn = Data on PX-bus line n (active low)

f.c,z = Contents of F-latch, C-flag, or Z-flag, respectively

STROBE FUNCTIONS

The load function of the MCU is controlled by the input line designated LD. If the LD line is active high at the rising edge of the clock, the data on the primary and secondary instruction buses, PX_4-PX_7 and SX_0-SX_3 , is loaded into the microprogram address register. PX_4-PX_7 are loaded into MA_0-MA_7 and SX_0-SX_3 are loaded into MA_4-MA_7 . The high-order bit of the microprogram address register MA_8 is set to a logical 0. The bits from the primary instruction bus select 1 of 16 possible column addresses. Likewise, the bits from the secondary instruction bus select 1 of the first 16 row addresses.


The MCU generates an interrupt strobe enable on the output line designated ISE. The line is placed in the active high state whenever a JZR to col₁₅ is selected as the address control function. Generally, the start of a macroinstruction fetch sequence is situated at row₀ and col₁₅ so the interrupt control may be enabled at the beginning of the fetch/execute cycle. The interrupt control responds to the interrupt by pulling the enable row address (ERA) input line low to override the selected next row address from the MCU. Then by gating an alternative next row address on to the row address lines of the microprogram memory, the microprogram may be forced to enter an interrupt handling routine. The alternative row address placed on the microprogram memory address lines does not alter the contents of the microprogram address register. Therefore, subsequent jump functions will utilize the row address in the register, and not the alternative row address, to determine the next microprogram address.

Note, the load function always overrides the address control function on AC_0 - AC_6 . It does not, however, override the latch enable or load sub-functions of the JCE or JPX instruction, respectively. In addition, it does not inhibit the interrupt strobe enable or any of the flag control functions.


JUMP SET DIAGRAMS

The following 10 diagrams illustrate the jump set for each of the 11 jump and jump/ test functions of the MCU. Location 341 indicated by the circled square, represents 1 current row (row₂₁) and current column (col₅) address. The dark boxes indicate the microprogram locations that may be selected by the particular function as the next address.

JUMP SET DIAGRAMS



JUMP SET DIAGRAMS (Cont'd)



N3001 T_A = 0° C to +70°C, V_{CC} = 5.0V, ± 5%

S/N3001-I

AC ELECTRICAL CHARACTERISTICS S3001 TA = -55°C to +125°C, V_{CC} = 5.0V ± 10%

| | DADAMETED | | N3001 | | | S3001_ | | |
|-----------------|---|-----|--------|-----|-----|--------|-----|------|
| | PARAMETER | Min | Typ¹ | Max | Min | Typ¹ | Max | UNIT |
| tCY | Cycle Time ² | 60 | 45 | | 95 | 45 | | ns |
| tPW | Clock Pulse Width | 17 | 10 | ļ | 40 | 10 | 1 | ns |
| 1-44 | Control and Data Input Set-Up Times: | | | | | | | |
| tSF | LD, AC ₀ -AC ₆ (Set to "1"/"0") | 20 | 3/14 | | 20 | 3/14 | | ns |
| tsk | FC ₀ , FC ₁ | 7 | 5 | | 10 | 5 | | ns |
| tsx | PX ₄ -PX ₇ (Set to "1"/"0") | 28 | 4/13 | | 35 | 4/13 | | ns |
| tSI | FI (Set to "1"/"0") | 12 | -6/0 | Į. | 15 | -6/10 | | ns |
| tSX | SX ₀ -SX ₃ | 15 | 5 | 1 | 35 | 5 | | ns |
| 3^ | Control and Data Input Hold Times: | İ | | | | | | |
| tHF | LD, AC ₀ -AC ₆ (Hold to "1"/"0") | 4 | -3/-14 | | 5 | -3/-14 | Ĭ | ns |
| tHK | | 4 | -5 | | 10 | -5 | | ns |
| tHX | PX ₄ -PX ₇ (Hold to "1"/"0") | 0 | -4/-13 | 1 | 25 | -4/-13 | | ns |
| tHi | FI (Hold to "1"/"0") | 16 | 6.5/0 | | 22 | 6.5/0 | 1 | ns |
| tHX | and an | 0 | -5 | l | 25 | -5 | | ns |
| tco | Propagation Delay from Clock Input (CLK) to Outputs | | 17/24 | 36 | 10 | 17/24 | 45 | ns |
| | (mA_0-mA_8, FO) $(tPHL/tPLH)$ | | | ĺ | 1 | 1 | | |
| t _{KO} | Propagation Delay from Control Inputs FC ₂ and FC ₃ to Flag Out (FO) | | 13 | 24 | | 13 | 50 | ns |
| t _{FO} | Propagation Delay from Control Inputs AC ₀ -AC ₆ to Latch Outputs (PR ₀ -PR ₂) | | 21 | 32 | ! | 21 | 50 | ns |
| t _{EO} | Propagation Delay from Enable Inputs EN and ERA to Outputs (mA ₀ -mA ₈ , FO, PR ₀ -PR ₂) | | 17 | 26 | | 17 | 35 | ns |
| t _{FI} | Propagation Delay from Control Inputs AC ₀ -AC ₆ to Interrupt Strobe Enable Output (ISE) | | 20 | 32 | | 20 | 40 | ns |

NOTE

^{1.} Typical values are for TA = 25°C and 5.0 supply voltage. 2. S3001; tCY = tWP + tSF + tCO

VOLTAGE WAVEFORMS

