

N1068B: 0 to +75°C

DIGITAL 10,000 SERIES ECL


DESCRIPTION

Four level translators for converting ECL signal levels to TTL or DTL logic levels. The 1068 incorporates familiar Schottky "totem pole" outputs to provide high speed operation.

FEATURES


- FAST PROPAGATION DELAY = 5.0 ns TYP
- POWER DISSIPATION = 360 mW/PACKAGE TYP
- SCHOTTKY TTL TOTEM POLE OUTPUTS
- RECOMMENDED POWER SUPPLIES:
 $V_{CC} = +5.0 \text{ V DC} \pm 5\%$
 $V_{EE} = -5.2 \text{ V DC} \pm 5\%$
- FOUR TRANSLATORS PER PACKAGE

CIRCUIT SCHEMATIC




LOGIC DIAGRAM AND PIN CONFIGURATION

POSITIVE LOGIC



NEGATIVE LOGIC



Gnd = 16
 $V_{CC} (+5.0 \text{ Vdc}) = 9$
 $V_{EE} (-5.2 \text{ Vdc}) = 8$

DC Input Loading Factor = 2.5 (ECL)
 DC Output Loading Factor = 10 (TTL)


ELECTRICAL CHARACTERISTICS

Test procedures are shown for one translator. The other translators are tested in the same manner.

Temperature
0°C
1068 +25°C
25°C

TEST VOLTAGE/CURRENT VALUES							
Volts					mA		
V _{IL} min to V _{IL} max	V _{IH} min to V _{IH} max	V _{IH} max	V _{CC}	V _{EE}	I _{OL}	I _{OH}	
-6.2 to -1.375	-1.046 to -0.740	-	+5.0	-5.2	2-	-2.0	
-6.2 to -1.350	-1.000 to -0.700	-0.700	+6.0	-5.2	20	2.0	
-6.2 to -1.285	-0.925 to -0.825	-	+6.0	-5.2	20	-2.0	
TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW:							
V _{IL} min to V _{IL} max	V _{IH} min to V _{IH} max	V _{IH} max	V _{CC}	V _{EE}	I _{OL}	I _{OH}	Grid
-	-	1,2,8,10,14,15	9	8	-	-	16
-	-	-	9	1,2,6,7,8,10,11,14,15	-	-	16
-	-	-	-	1,2,6,7,8,10,11,14,15	-	-	16
-	1	-	9	2,6,7,8,10,11,14,15	-	-	16
-	2	-	9	1,6,7,8,10,11,14,15	-	-	16
-	-	-	9	18	-	-	16
-	-	-	9	2,8	-	-	16
2	-	-	9	8	-	3	16
1	-	-	9	8	-	3	16
-	1	-	9	2,6,7,8,10,11,14,15	3	-	16
-	2	-	9	1,6,7,8,10,11,14,15	3	-	16
-	-	-	9	1,2,6,7,8,10,11,14,15	-	-	3.18
Pulse In	Pulse Out						
1	4	-	9	2,6,7,8,10,11,14,15	-	-	16
1		-		2,6,7,8,10,11,14,15	-	-	
2		-		1,6,7,8,10,11,14,15	-	-	
2		-		1,6,7,8,10,11,14,15	-	-	


SWITCHING TIME TEST CIRCUIT



INPUT PULSE

$$t^+, t^- = 2.0 \pm 0.2 \text{ ns}$$







WAVEFORM@ 25°C



The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

$C_T = 25 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

LOGIC DIAGRAMS: BASIC GATES




NOTES: $V_{CC1} = 1$, $V_{CC2} = 16$, $V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'


LOGIC DIAGRAMS: COMPLEX GATES

10107
TRIPLE EXCLUSIVE OR/NOR




$t_{pd} = 2.0, 2.8 \text{ ns TYP.}$

10113
QUAD EXCLUSIVE OR (WITH ENABLE)




$t_{pd} = 2.5 \text{ ns TYP.}$

10117
DUAL 2-WIDE 2, 3-INPUT OA/OAI GATE




$t_{pd} = 2.3 \text{ ns TYP.}$

10118
DUAL 2-WIDE 3-INPUT OR-AND




$t_{pd} = 2.3 \text{ ns TYP.}$

10119
4-WIDE 4, 3, 3, 3-INPUT OR-AND



$t_{pd} = 2.3 \text{ ns TYP.}$

10121
4-WIDE 3, 3, 3, 3-INPUT OA/OAI




$t_{pd} = 2.3 \text{ ns TYP.}$

NOTES: $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'


LOGIC DIAGRAMS: MULTIPLE OUTPUT GATES

10110
DUAL 3-INPUT 3-OUTPUT OR




$t_{pd} = 2.4 \text{ ns TYP. (ALL OUTPUTS LOADED)}$

10210
DUAL 3-INPUT 3-OUTPUT OR




$t_{pd} = 1.7 \text{ ns TYP. (ALL OUTPUTS LOADED)}$

10111
DUAL 3-INPUT 3-OUTPUT NOR




$t_{pd} = 2.4 \text{ ns TYP. (ALL OUTPUTS LOADED)}$

10211
DUAL 3-INPUT 3-OUTPUT NOR




$t_{pd} = 1.7 \text{ ns TYP. (ALL OUTPUTS LOADED)}$

10112
DUAL 3-INPUT 2-NOR/1-OR



$t_{pd} = 2.4 \text{ ns TYP. (ALL OUTPUTS LOADED)}$

10212
DUAL 3-INPUT 2-NOR/1-OR




$t_{pd} = 1.7 \text{ ns TYP. (ALL OUTPUTS LOADED)}$

NOTES: $V_{CC1} = 1, 15$, $V_{CC2} = 16$, $V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'


LOGIC DIAGRAMS: INTERFACE CIRCUITS

10115
QUAD DIFFERENTIAL
LINE RECEIVER




$t_{pd} = 2.0 \text{ ns TYP.}$
 $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

10116
TRIPLE DIFFERENTIAL
LINE RECEIVER (OR/NOR)




$t_{pd} = 2.0 \text{ ns TYP.}$
 $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

10124
QUAD TTL TO-ECL TRANSLATOR



$t_{pd} = 5.0 \text{ ns TYP.}$
 $V_{CC} = 9 \text{ GND} = 16 \text{ } V_{EE} = 8$

10125
QUAD ECL TO TTL TRANSLATOR
(TOTEM-POLE OUTPUTS)




$t_{pd} = 5.0 \text{ ns TYP.}$
 $V_{CC} = 9 \text{ GND} = 16 \text{ } V_{EE} = 8$

NOTE: POSITIVE LOGIC: HIGH LEVEL = '1'


LOGIC DIAGRAMS: DUAL LATCHES AND FLIP-FLOPS

10130
DUAL D-TYPE LATCH




t_{pd} (DATA) = 2.6 ns TYP.
 t_{pd} (CLOCK) = 3.0 ns TYP.

10131
DUAL TYPE D MASTER-SLAVE FLIP FLOP




$f = 170$ MHz TYP.

10132
DUAL MULTIPLEXER-LATCH
(WITH RESET)



t_{pd} (DATA) = 2.5 ns TYP.
 t_{pd} (CLOCK) = 4.0 ns TYP.

10134
DUAL MULTIPLEXER-LATCH




t_{pd} (DATA) = 2.5 ns TYP.
 t_{pd} (CLOCK) = 4.0 ns TYP.

NOTES: $V_{CC1} = 1$, $V_{CC2} = 16$, $V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'


LOGIC DIAGRAMS: MSI: QUAD LATCH, COUNTERS, SHIFT REGISTER

10133
QUAD LATCH
(WITH OUTPUT GATING)




$t_{pd} = 4.0 \text{ ns TYP.}$


10136
UNIVERSAL HEXADECADEAL COUNTER



10137
UNIVERSAL DECADE COUNTER



10141
FOUR-BIT SHIFT REGISTER




$f_{TOG} = 200 \text{ MHz TYP.}$

NOTES: $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'


LOGIC DIAGRAMS: MSI DECODERS

10161
1 OF 8 DEMULTIPLEXER/DECODER
(SELECTED OUTPUT IS LOW)




$t_{pd} = 4.0 \text{ ns TYP.}$
(INTERNAL CONNECTIONS ARE EMITTER-DOT OR)

10162
1 OF 8 DEMULTIPLEXER/DECODER
(SELECTED OUTPUT IS HIGH)




$t_{pd} = 4.0 \text{ ns TYP.}$
(INTERNAL CONNECTIONS ARE EMITTER-DOT OR)

10171
DUAL 1 OF 4 DEMULTIPLEXER/DECODER
(SELECTED OUTPUTS LOW)



$t_{pd} = 4.0 \text{ ns TYP.}$
(INTERNAL CONNECTIONS ARE EMITTER-DOT OR)

10172
DUAL 1 OF 4 DEMULTIPLEXER/DECODER
(SELECTED OUTPUTS HIGH)






$t_{pd} = 4.0 \text{ ns TYP.}$
(INTERNAL CONNECTIONS ARE EMITTER-DOT OR)

NOTES: $V_{CC1} = 1$, $V_{CC2} = 16$, $V_{EE} = 8$

POSITIVE LOGIC: HIGH LEVEL = '1'

LOGIC DIAGRAMS: MSI: MULTIPLEXERS, QUAD MULTIPLEXER-LATCH




NOTE: POSITIVE LOGIC: HIGH LEVEL = '1'

LOGIC DIAGRAMS: MSI: PARITY AND ALU FUNCTIONS


TO BE ANNOUNCED

10160
12-BIT PARITY CIRCUIT




$V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

10170
9 + 2 PARITY CIRCUIT



t_{pd} (OUTPUT A) = 4.0 ns TYP.
 t_{pd} (OUTPUT B) = 6.0 ns TYP.
 $V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8$

10181
4-BIT ARITHMETIC UNIT (16 ARITHMETIC FUNCTIONS AND 16 LOGICAL OPERATIONS)



$t_{pd} = 7.0 \text{ ns } (\overline{A1} \text{ TO } \overline{F})$
 $t_{pd} = 5.0 \text{ ns } (\overline{A1} \text{ TO } \overline{Cn} + 4)$
 $V_{CC1} = 1, V_{CC2} = 24, V_{EE} = 12$

NOTE: POSITIVE LOGIC: HIGH LEVEL = '1'