LC821031



Image-Processing IC for Facsimile, Copier, and OCR Products

Preliminaly

Overview

The LC821031 converts analog video signals from CCD and contact sensors to high-quality binary image data. It includes both an 8-bit A/D converter and a 6-bit D/A converter for setting the reference potential and creates high-quality multi-valued data using a gamma conversion technique that supports arbitrary gamma curves. It also provides both black and white all-pixel distortion correction and multi-valued resolution conversion. It then applies two-dimensional filtering to this multi-valued data to separate the document image into text, photograph, and halftone areas. After converting the image to a binary image using an error diffusion technique that acquires high-quality images, it applies reduction in both the primary and secondary scan directions. Since the LC821031 limits the number of pixels processed per line to 3072 pixels, it needs no external memory to implement this processing. Thus the LC821031 implements the image processing used by facsimile, copier, and OCR products.

Features


- Number of pixels processed: 3072 pixels/line
- Processing speed: 250 ns/pixel, maximum (When CLKIN = 32 MHz)
- 8-bit A/D converter (Includes a sensor signal timing adjustment function.)
- 6-bit D/A converter for setting the A/D converter reference potential
- Sensor drive circuit (Supports most CCD and CIS devices.)
- Digital clamp (single-point clamping and even/odd clamping)
- Distortion correction (white correction: all-pixel correction, black correction: all-pixel correction)

- Gamma correction (Supports user-defined curves: 8-bit data)
- Image area separation
- Simple binary coding (fixed threshold and density adaptive threshold)
- Halftone processing: error diffusion method (64 levels)
- Multi-value resolution conversion (Conversion ratios of 1:2, 2:3, 3:2, and 2:1)
- Binary image reduction (Main scan line direction: decimation, fine black line retention, fine white line retention; secondary scan line direction: decimation, fine line retention)
- Fabricated in a CMOS process for single 5-V powersupply and low power.

Package Dimensions

unit: mm

3159-QFP64E



Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, GND = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +7.0	V
Input and output voltage	V_I, V_O		-0.3 to V _{DD} +0.3	V
Allowable power dissipation	Pd max	Ta≤70°C	350	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering conditions		Hand soldering: 3 seconds	350	°C
Soldering conditions		Reflow soldering: 10 seconds	235	°C

Allowable Operating Ranges at $Ta = -30 \text{ to } +70^{\circ}\text{C}$, GND = 0 V

Parameter	Symbol	Conditions	Ratings			Unit	
Farameter	Syllibol	Conditions	min	typ	max	Oille	
Supply voltage	V_{DD}		4.5		5.5	V	
Input voltage	V _{IN}		0		V_{DD}	V	


DC Characteristics at Ta = -30 to +70°C, GND = 0 V, V_{DD} = 4.5 to 5.5 V

Parameter	Symbol	Conditions	Ratings			Unit	
Faianetei	Symbol	Conditions		typ	max	Offic	
Input high-level voltage	V _{IH}		2.2			V	
Input low-level voltage	V _{IL}				0.8	V	
Input leakage current	I _{IH, L}	$V_{IN} = V_{DD}, V_{SS}$	-10		+10	μA	
Output high-level voltage	V _{OH}	I _{OH} = -3 mA	2.4			V	
Output low-level voltage	V _{OL}	I _{OL} = 3 mA			0.4	V	
Output leakage current	ΙL	When high-impedance	-10		+10	μA	
Current drain	I _{DD}	CLKIN = 32 MHz		40	70	mA	

Analog Characteristics

Parameter	Symbol	Conditions	Ratings			Unit		
Falanetei	Symbol	Conditions	min	typ	max			
[D/A Converter]	[D/A Converter]							
Resolution				6		bit		
Internal resistance				4.8		kΩ		
[A/D Converter] ATAPL potential: 0.8 V, ATAPH potential: 4.2 V								
Resolution				8		bit		
Linearity error					±1	LSB		
Differential linearity error					±1	LSB		
Internal resistance				330		Ω		

Block Diagram



A08861

LC821031

Pin Functions

I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: Not Connected

Pin No.	Symbol	I/O	Function
1	D7	В	
2	D6	В	
3	D5	В	
4	D4	В	CPU interface data bus
5	D3	В	D7 is the MSB, and D0 is the LSB.
6	D2	В	
7	D1	В	
8	D0	В	
9	DGND	Р	Digital system ground
10	DV _{DD}	Р	Digital system power supply
11	A8	I	
12	A7	I	
13	A6	I	CPU interface address bus
14	A5	I	A12 is the MSB, and A0 is the LSB.
15	A4	I	
16	А3	I	
17	DGND	Р	Digital system ground
18	A2	I	
19	A1	I	CPU interface address bus
20	A0	I	
21	WR	I	CPU interface write signal
22	RD	I	CPU interface read signal
23	A12	I	CPU interface address bus
24	DV _{DD}	Р	Digital system power supply
25	CLKIN	I	System clock input
26	A11	I	
27	A10	I	CPU interface address bus
28	A9	I	
29	CS	I	CPU interface chip select signal
30	ICLK	I	External sampling point signal input
31	TRIG	I	External trigger signal input
32	RESET	I	System reset
33	SAMP/LININT	0	A/D converter sampling point monitor signal output/LINE signal output
34	TEST	I	Test pin (Must be tied to the digital system ground in normal operation.)
35	REF	I	DRAM refresh signal input
36	AGND	Р	Analog system ground
37	DALRL	I	Low reference for the D/A converter used for the A/D converter low reference.
38	DAHRL	I	Low reference for the D/A converter used for the A/D converter high reference.

Continued on next page.

LC821031


Continued from preceding page.

I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: Not Connected

Pin No.	Symbol	I/O	Function		
39	AIN	ı	Sensor signal input		
40	TEMP	I	Temperature signal input		
41	ATAPH	0	Analog middle level for the A/D converter high reference		
42	DAHRH	I	High reference for the D/A converter used for the A/D converter high reference.		
43	AV_{DD}	Р	Analog system power supply		
44	DALRH	- 1	High reference for the D/A converter used for the A/D converter low reference.		
45	ATAPL	0	Analog middle level for the A/D converter low reference		
46	AGND	Р	Analog system ground		
47	PD7/SD	0	DMA output/serial data output		
48	PD6/SDCK	0	DMA output/serial data transfer clock		
49	DGND	Р	Digital system ground		
50	PD5/SDE	0	DMA output/serial data output valid period signal		
51	PD4/PP4	В			
52	PD3/PP3	В	DMA output/general-purpose I/O ports		
53	PD2/PP2	В	July onthonogeneral-horitopes is porte		
54	PD1/PP1	В			
55	PD0/PP0	В			
56	DV_DD	Р	Digital system power supply		
57	DACK/PP5	В	DMA data acknowledge signal input pin/general-purpose I/O port		
58	DREQ/PP6	В	DMA data request signal output/general-purpose I/O port		
59	MTP/PP7	В	Motor drive timing signal output/general-purpose I/O port		
60	CLK2	0			
61	CLK1	0	Soneor drive cianal outpute		
62	RS	0	Sensor drive signal outputs		
63	SH	0			
64	DGND	Р	Digital system ground		

Note: Unused input pins must not be left open. These pins must be connected either to the digital system power supply or to the digital system ground.

Sample Application Circuit



- Use a 0.01 μF monolithic capacitor for C1.
- Applications must set up the polarity of the image signal from the sensor so that white data is at the highest potential and black data is at the lowest. If the peak level in the image signal from the sensor does not reach 4.2 V, a level conversion circuit should be added to allow the application to take advantage of the dynamic range of the internal D/A converter.
- Although AGND and DGND are fully isolated from each other within the IC, AV_{DD} and DV_{DD} are connected through the substrate. Therefore applications must be designed so that there is no potential difference between AV_{DD} and DV_{DD} . Also, the rise and fall of these power-supply potentials must occur within 3 ms of each other.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1998. Specifications and information herein are subject to change without notice.