

PLL Frequency Synthesizer for Electronic Tuning in AV Systems



LC7216M

Overview

The LC7216M is PLL frequency synthesizers for electronic tuning. The LC7216M is optimal for AM/FM tuner circuits that require high mounting densities.

Features

• This product feature a rich set of built-in functions for AV applications, including reference frequency and unlock detection circuits, I/O ports and a general-purpose counter.


Functions

- Programmable dividers
 - FMIN pin: 130 MHz at 70 mVrms and 160 MHz at 110 mVrms input (built-in prescaler)
 - AMIN pin: Pulse swallower and direct division techniques
- Reference frequencies: Ten selectable frequencies: 1, 5, 9, 10, 3.125, 6.25, 12.5 25, 50 and 100 kHz
- Output ports: 5 pins Complementary outputs: 2 pins N-channel open drain outputs: 3 pins
- Input ports: 2 pins
- General-purpose counter: For measuring IF and other signals (Also used for station detection when functioning as an IF counter.)
 - HCTR pin: Frequency measurement (for inputs up to 70 MHz)
 - LCTR pin: Frequency and period measurement
- PLL unlock detection circuit Detects phase differences of 0.55, 1.11, 2.22 and 3.33 µs.
- Package: MFP20
 - CCB is a trademark of SANYO ELECTRIC CO., LTD.
 - CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Package Dimensions

unit: mm

3036B-MFP20




Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Block Diagram



Pin Assignment



Specifications

Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V
Input voltogo	V _{IN} 1	CE, CL, DI, IN0, IN1	-0.3 to +7.0	V
Input voltage	V _{IN} 2	Input pins other than V _{IN} 1	-0.3 to V _{DD} + 0.3	V
	V _{OUT} 1	DO	-0.3 to +7.0	V
Output up the sec	V _{OUT} 2	OUT1, OUT2	-0.3 to V _{DD} + 0.3	V
Output voltage	V _{OUT} 3	OUT3 to OUT5	-0.3 to +15	V
	V _{OUT} 4	Output pins other than V _{OUT} 1, V _{OUT} 2 and V _{OUT} 3	-0.3 to V _{DD} + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Allowable Operating Ranges at $Ta=-40 \ to \ +85^{\circ}C, \ V_{SS}$ = 0 V

Parameter	Symbol	Conditions		Ratings		Unit
Falameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD} 1	V _{DD}	4.5		6.5	V
Supply voltage	V _{DD} 2	V _{DD} : Crystal oscillator guaranteed operation	3.5		6.5	V
Input high level voltage	V _{IH} 1	CE, CL, DI, IN0, IN1	2.2		6.5	V
input high level voltage	V _{IH} 2	LCTR: Pulse waveform, DC coupling*4	0.7 V _{DD} 1		V _{DD} 1	V
Input low level voltage	V _{IL} 1	CE, CL, DI, IN0, IN1	0		0.7	V
Input low level voltage	V _{IL} 2	LCTR*4	0		0.3 V _{DD} 1	V
Output voltage	V _{OUT} 1	DO			6.5	V
Output voltage	V _{OUT} 2	OUT3 to OUT5			13	V
	f _{IN} 1	XIN: Sine wave capacitor coupling, V _{DD} 2	1.0	7.2	8.0	MHz
	f _{IN} 2	FMIN: Sine wave capacitor coupling, V _{DD} 1*1	10		130 (160) ^{*5}	MHz
Innut fraguanau	f _{IN} 3	AMIN: Sine wave capacitor coupling, V _{DD} 1*1	0.5		40	MHz
Input frequency	f _{IN} 4	HCTR: Sine wave capacitor coupling, $V_{DD}1^{*2}$	10		60 (70) ^{*6}	MHz
	f _{IN} 5	LCTR: Sine wave capacitor coupling, V _{DD} 1*3	15		500	kHz
	f _{IN} 6	LCTR: Pulse wave DC coupling, V _{DD} 1*4	1.0		$20 imes 10^3$	Hz
Crystal oscillators for which operation is guaranteed	Xtal	XIN-XOUT: $CI \le 50 \Omega$	3.0	7.2	8.0	MHz
	V _{IN} 1	XIN: Sine wave capacitor coupling, V _{DD} 1	0.5		1.5	Vrms
	V _{IN} 2	FMIN: Sine wave capacitor coupling, V _{DD} 1	0.07 (0.11) ^{*5}		0.5	Vrms
Input amplitude	V _{IN} 3	AMIN: Sine wave capacitor coupling, V _{DD} 1	0.07		0.5	Vrms
	V _{IN} 4	HCTR: Sine wave capacitor coupling, V _{DD} 1*2	0.07 (0.11) ^{*6}		0.5	Vrms
	V _{IN} 5	LCTR: Sine wave capacitor coupling, V _{DD} 1*3	0.07		0.5	Vrms

Note: 1.

DV	SP	Input frequency	1/2 divider	1/16, 17 swallow	12-bit main divider	Input pin
1	*	10 to 130 (160) MHz	0	0	0	FMIN
0	1	2 to 40 MHz	—	0	0	AMIN
0	0	0.5 to 10 MHz	—	—	0	AMIN

DV and SP are bits in the serial data.

*: don't care

Frequency measurement
 Frequency measurement

Prequency measurement
 Period measurement
 f_{IN}2: 10 to 160 MHz/V_{IN}2

 0.11 Vrms (minimum)
 f_{IN}4: 10 to 70 MHz/V_{IN}4
 0.11 Vrms (minimum)

Parameter	Symbol	Conditions		Ratings		Unit
i alametei	Gymbol	Conditions	min	typ	max	Onit
	Rf1	XIN		1.0		MΩ
	Rf2	FMIN		500		kΩ
Internal feedback resistance	Rf3	AMIN		500		kΩ
	Rf4	HCTR		500		kΩ
	Rf5	LCTR		500		kΩ
Hysteresis	V _H	LCTR	0.1 V _{DD}		0.6 V _{DD}	V
	I _{IH} 1	CE, CL, DI: V _I = 6.5 V			5.0	μA
	I _{IH} 2	INO, IN1: $V_I = V_{DD}$			5.0	μA
Input high level current	I _{IH} 3	XIN: $V_I = V_{DD}$			20	μA
	I _{IH} 4	FMIN, AMIN: $V_I = V_{DD}$			40	μA
	I _{IH} 5	HCTR, LCTR: $V_I = V_{DD}$			40	μA
	I _{IL} 1	CE, CL, DI: $V_I = V_{SS}$			5.0	μA
	I _{IL} 2	INO, IN1: $V_I = V_{SS}$			5.0	μA
Input low level current	I _{IL} 3	$XIN: V_I = V_{SS}$			20	μA
	I _{IL} 4	FMIN, AMIN: $V_I = V_{SS}$			40	μA
	I _{IL} 5	HCTR, LCTR: $V_I = V_{SS}$			40	μA
Output high lovel veltage	V _{OH} 1	$\overline{OUT1}, \overline{OUT2}: I_{O} = 1 \text{ mA}$	V _{DD} – 1.0			V
Output high level voltage	V _{OH} 2	PD: I _O = 0.5 mA	V _{DD} – 1.0			V
	V _{OL} 1	$\overline{OUT1}, \overline{OUT2}: I_0 = 1 \text{ mA}$			1.0	V
	V _{OL} 2	PD: I _O = 0.5 mA			1.0	V
Output low level voltage	V _{OL} 3	$\overline{OUT3}$ to $\overline{OUT5}$: I _O = 5 mA			1.0	V
	V _{OL} 4	DO: I _O = 5 mA			1.0	V
Output off lookage ourrept	I _{OFF} 1	$\overline{OUT3}$ to $\overline{OUT5}$ = 13 V			5.0	μA
Output off leakage current	I _{OFF} 2	DO: V _O = 6.5 V			5.0	μA
Three-state high level off leakage current	I _{OFFH}	PD: $V_0 = V_{DD}$		0.01	10.0	nA
Three-state low level off leakage current	I _{OFFL}	PD: $V_0 = V_{SS}$		0.01	10.0	nA
Input capacitance	C _{IN}	FMIN, HCTR	1	2	3	pF
Current drain	I _{DD} 1	V_{DD} : f _{IN} 2 = 130 MHz, V_{IN} 2 = 70 mVrms, with a 7.2 MHz crystal, other input pins at V_{SS} , output pins open		20	30	mA
ourrent dram	I _{DD} 2	V_{DD} : PLL block stopped (PLL inhibit state), crystal oscillator operating, with a 7.2 MHz crystal, other input pins at V_{SS} , output pins open		1.0		mA

Note: A capacitor of at least 2000 pF must be inserted between the power supply V_{DD} and V_{SS} potentials.

Pin Functions

Pin No.	Symbol	I/O	Туре	Function
1 20	XIN XOUT	Input Output	Xtal OSC	Connections for a 7.2 MHz crystal oscillator
16	FMIN	Input	Local oscillator signal input	 FMIN is selected when DV in the serial input data is set to 1. Input frequency range: 10 to 130 MHz (70 mVrms minimum) The signal passes through an internal divide-by-two prescaler and is then supplied to the swallow counter. Although the divisor setting is in the range 256 to 65,536, the actual divisor will be twice the set value due to the presence of the internal divide-by-two prescaler.
15	AMIN	Input	Local oscillator signal input	 AMIN is selected when DV in the serial input data is set to 0. When SP in the serial input data is set to 1: Input frequency range: 2 to 40 MHz (70 mVrms minimum). The signal is supplied directly to the swallow counter without passing through the internal divide-by-two prescaler. The divisor setting is in the range 256 to 65,536 and the actual divisor will be the value set. When SP in the serial input data is set to 0: Input frequency range: 0.5 to 10 MHz (70 mVrms minimum). The signal is supplied directly to a 12-bit programmable divider. The divisor setting is in the range 4 to 4,096 and the actual divisor will be the value set.
18	PD	Three-state	Charge pump outputs	 PLL charge pump outputs. High levels are output from PD when the local oscillator frequency divided by n is higher than the reference frequency, and low levels are output when that frequency is lower than the reference frequency. This pin go to the floating state when the frequencies agree.
17	V _{DD}	_	Power supply	• The LC7216M power supply pin. A voltage of between 4.5 and 6.5 V must be provided when the PLL is operating. The supply voltage can be lowered to 3.5 V when only operating the crystal oscillator circuit to acquire the controller clock and the clock time base outputs.
19	V _{SS}	_	Ground	The LC7216M ground pin
2	CE	Input*	Chip enable	 This pin must be set high when inputting serial data (via DI) or when outputting serial data (via DO).
4	CL	Input*	Clock	 The clock input used for data signal synchronization during serial data input (via DI) or output (via DO).
3	DI	Input*	Input data	 Input pin used when transferring serial data from the controller to the LC7216M. A total of 36 bits of data must be supplied to set up the LC7216M initial state.
5	DO	Output (N-channel open drain)	Output data	 Output pin used when transferring serial data to the controller from the LC7216M. A total of 28 bits from an internal shift register can be output in synchronization with the CL signal.


Note: * The high and low level input voltages for the CE, CL, DI, IN0 and IN1 pins are V_{IH} = 2.2 to 6.5 V and V_{IL} = 0 to 0.7 V, regardless of the power supply voltage V_{DD}.

Continued from preceding page.

Pin No.	Symbol	I/O	Туре	Function
10 11 12 13 14	OUT1 OUT2 OUT3 OUT4 OUT5	Output* ¹	Output port	 These pins latch bits O1 to O5 in the serial data transferred from the controller, invert that data and output the inverted data in parallel. <u>OUT1</u> and <u>OUT2</u> are complementary outputs. <u>OUT3</u>, <u>OUT4</u>, and <u>OUT5</u> are N-channel open drain outputs that can handle up to 13 V.
6 7	IN0 IN1	Input* ²	Input port	The values of the IN0 and IN1 input ports can be converted from parallel to serial and output from the DO output pin.
14	HCTR	Input	General-purpose counter Frequency measurement signal input pin	 HCTR is selected when SC in the serial input data is set to 1. Input frequency range: 10 to 60 MHz (70 mVrms minimum) The signal is supplied to a general-purpose 20-bit binary counter after passing through a divide-by-eight circuit. Therefore, the value of the counter is 1/8 of the frequency actually input to HCTR. When HCTR is selected the LC7216M will function in frequency measurement mode and the measurement period can be selected to be either 60 or 120 ms. (GT = 0: 60 ms, 1: 120 ms) The result of the measurement (the value of the general-purpose counter) can be output MSB first from the DO output pin.
13	LCTR	Input	General-purpose counter Frequency or period measurement signal input pin	 LCTR is selected when SC in the serial input data is set to 0. When SF in the serial input data is set to 1: Frequency measurement mode is selected. Input frequency range: 15 to 500 kHz (70 mVrms minimum). The signal is supplied directly to the general-purpose counter without passing through the internal divide-by-eight circuit. The measurement period is the same as for HCTR. When SF in the serial input data is set to 0: Period measurement mode is selected. Input frequency range: 1 Hz to 20 kHz (V_{IH} = 0.7 V_{DD} minimum, V_{IL} = 0.3·V_{DD} maximum) The measurement can be selected to be for one or two cycles. If two cycle measurement is selected the input frequency range becomes 2 Hz to 20 kHz. (GT = 0: one cycle, 1: two cycles) Measurement results are output in the same manner as HCTR measurement results.

Note: *1. Since the output port states are undefined when power is first applied, transfer the control data quickly. *2. The high and low level input voltages for the CE, CL, DI, INO and IN1 pins are V_{IH} = 2.2 to 6.5 V and V_{IL} = 0 to 0.7 V, regardless of the power supply voltage V_{DD}.

Control Data Format (serial input data)



The LC7216M control data consists of 36 bits. All 36 bits must be input after power is applied to set up the LC7216M initial state. This is because the last two bits, while being unrelated to user functions, are data that switches the LSI test modes. Once the LC7216M has been initialized, the contents of the first 24 bits (D0 to CTEN) can be changed without changing the contents of the last 12 bits (R0 to T1) by inputting data to DI in serial data input mode.


	Control block/data					Des	cription		Related data
		D0 to D	015 is a	binary	value v	mmable divider. vith D15 as the l anged by DV ar	//SB. d SP as listed in the tab	le below.	
	_	DV	SP	LSB	r	Divisor setting	Actual divisor]	
(1)	Programmable divider data		зг *	D0		to 65536	Twice the set value	-	DV
(1)	D0 to D15	0	1	D0		to 65536	The set value	-	SP
		0	0	D0		4096	The set value	-	
		* don't			1410	4000	The Set Value]	
				e LSB, I	oits D0	to D3 are ignor	ed.		
(2)	Output port data O1 to O5	OUT1	oin outp JT1 will can be	out. How output	vever, r a low l	note that when 0 evel. O2 to O5 f	ports OUT1 to OUT5. O 11 is 0, OUT1 will output unction in the same man ses, including, for exam	a high level, and when O1 ner.	
(3)	General-purpose counter initial data CTEN	 Data the binary of down to down to the count the gen Since the must be been been been been been been been	SC SF GT						
		backup	mode	in which	PLL o	peration is disa		ets the LC7216M to	
		backup	mode R ₁		PLL o	peration is disa	e frequency (kHz)	ets the LC7216M to	
		backup R ₀ 0	R ₁	in which R ₂	PLL o R ₃ 0	peration is disa	e frequency (kHz)	ets the LC7216M to	
		backup	mode R ₁	n which R ₂ 0	PLL o	peration is disa	e frequency (kHz)	ets the LC7216M to	
		backup R ₀ 0	R ₁ 0	in which R ₂ 0 0	PLL o R ₃ 0 1	peration is disa	e frequency (kHz) 100 50	ets the LC7216M to	
		backup R ₀ 0 0	R ₁ 0 0 0	R ₂ 0 0 1	PLL o R ₃ 0 1 0	peration is disa	e frequency (kHz) 100 50 25	ets the LC7216M to	
		backup R ₀ 0 0 0	R ₁ 0 0 0 0	n which R ₂ 0 0 1 1	PLL o R ₃ 0 1 0 1	peration is disa	bled. e frequency (kHz) 100 50 25 25	ets the LC7216M to	
	Reference frequency	backup R ₀ 0 0 0 0 0	mode R1 0 0 0 0 1	R ₂ 0 0 1 1 0	PLL 0 R ₃ 0 1 0 1 0 1	peration is disa	bled. a frequency (kHz) 100 50 25 25 12.5	ets the LC7216M to	
(4)	Reference frequency	backup R ₀ 0 0 0 0 0 0	mode R1 0 0 0 0 1	in which R ₂ 0 0 1 1 0 0 0	PLL 0 R ₃ 0 1 0 1 0 1 0 1	peration is disa	bled. e frequency (kHz) 100 50 25 25 12.5 6.25	ets the LC7216M to	
(4)		backup R ₀ 0 0 0 0 0 0 0 0	R1 0 0 0 0 1 1	n which R ₂ 0 0 1 1 0 0 1	PLL 0 R ₃ 0 1 0 1 0 1 0 1 0	peration is disa	bled. e frequency (kHz) 100 50 25 25 12.5 6.25 3.125	ets the LC7216M to	
(4)	data	backup R ₀ 0 0 0 0 0 0 0 0 0 0 0 0	R1 0 0 0 0 1 1 1	n which R ₂ 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	PLL 0 R ₃ 0 1 0 1 0 1 0 1 0 1	peration is disa	a frequency (kHz) 100 50 25 25 12.5 6.25 3.125 3.125	ets the LC7216M to	
(4)	data	backup R ₀ 0 0 0 0 0 0 0 1	R1 0 0 0 0 0 1 1 1 0	n which R ₂ 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	PLL 0 R ₃ 0 1 0 1 0 1 0 1 0 1 0 1 0	peration is disa	a frequency (kHz) 100 50 25 25 12.5 6.25 3.125 10	ets the LC7216M to	
(4)	data	backup R ₀ 0 0 0 0 0 0 0 0 1 1	R1 0 0 0 0 1 1 0 0	R2 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0	PLL 0 R ₃ 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	peration is disa	bled. e frequency (kHz) 100 50 25 25 12.5 6.25 3.125 3.125 10 9	ets the LC7216M to	
(4)	data	backup R ₀ 0 0 0 0 0 0 0 0 1 1 1	R1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	n which R ₂ 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	R ₃ 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	peration is disa	bled. e frequency (kHz) 100 50 25 25 12.5 6.25 3.125 3.125 10 9 5	ets the LC7216M to	
(4)	data	backup R ₀ 0 0 0 0 0 0 0 0 1 1 1 1	R1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0	n which R ₂ 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 0 0 1 1 1 0 1 1 1 0 0 1 1 1 1 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	PLL 0 R ₃ 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	Peration is disal	bled. e frequency (kHz) 100 50 25 25 12.5 6.25 3.125 3.125 3.125 10 9 5 1	ets the LC7216M to	
(4)	data	backup R ₀ 0 0 0 0 0 0 0 1 1 1 1 1 1	R1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	n which R ₂ 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	PLL o R ₃ 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	peration is disa	bled. e frequency (kHz) 100 50 25 25 12.5 6.25 3.125 3.125 3.125 10 9 5 1	ets the LC7216M to	
(4)	data	backup R ₀ 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	R1 0 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1	n which R ₂ 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	PLL 0 R ₃ 0 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	Peration is disal	bled. e frequency (kHz) 100 50 25 25 12.5 6.25 3.125 3.125 3.125 10 9 5 1	ets the LC7216M to	
(4)	data	backup R ₀ 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1	R1 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 * PLL i 1	in which R ₂ 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	PLL 0 R ₃ 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	PLL inhibit sta	bled. e frequency (kHz) 100 50 25 25 12.5 6.25 3.125 3.125 10 9 5 1 1 ke*		
(4)	data	backup R ₀ 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	R1 0 0 0 0 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	n which R ₂ 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	PLL o R ₃ 0 1 0	PLL inhibit sta mode) divider block is	bled. e frequency (kHz) 100 50 25 25 12.5 6.25 3.125 3.125 10 9 5 1 1 ke*	and AMIN pins are pulled	
(4)	data	backup R ₀ 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	R1 0 0 0 0 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	n which R ₂ 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	PLL o R ₃ 0 1 0	PLL inhibit sta mode) divider block is	a frequency (kHz) 100 50 25 25 12.5 6.25 3.125 10 9 5 1 te* urned off, both the FMIN	and AMIN pins are pulled	

Continued on next page.

Continued from preceding page.

No.	Control block/data		Related data							
	Divider selection data	 DV selects the local oscillator input pin. (FMIN or AMIN) SP switches the input frequency range when AMIN is selected. 								
(5)	DV	DV	SP	Input pin	Input frequency range (MHz)					
	Sensitivity selection	1	*	FMIN	10 to 130					
(6)	data SP	0	1	AMIN	2 to 40					
		0	0	AMIN	0.5 to 10					
		* don'	care							
(7)	General-purpose counter input pin selection data SC	SF sele	ects the	measuremen	TR or LCTR) for the general-purpose counter. It type (frequency or period) when LCTR is selected. is ignored and the LC7218 operates in frequency measuremen					
	General-purpose	DV	SP	Input pin	Measurement type	CTEN GT				
(0)	counter	1	*	HCTR	Frequency measurement (sine wave)					
(8)	frequency/period mode switching data	0	1	LCTR	Frequency measurement (sine wave)					
	SF	0	0	LCTR	Period measurement (pulse waveform)					
		* don'	care							
(9)	General-purpose counter count time selection data GT	in perio GT = 0	 GT selects the measurement time in frequency measurement mode and the number of periods in period measurement mode. GT = 0: 60 ms/one period GT = 1: 120 ms/two periods (frequency measurement/period measurement) 							
(10)	тв	• TB is s	TB is set to 0							
(11)	LSI test mode control data T0, T1	no use	 T0 and T1 switch the LSI between test and normal operating modes. The test modes and have no user related functions. Both T0 and T1 must always be set to 0. Be sure to set both T0 and T1 to 0 after power is applied. 							

DO Output Format (serial data output)



The LC7216M includes a 28-bit internal shift register that can be used to output the following data from DO: the IN0 and IN1 input port states, the general-purpose counter (20-bit binary counter) and the unlock detection circuit state. The contents of the shift register is latched at the point that serial data output mode is selected.

No.	Data	Description					
(1)	Input port data I0 and I1	The values of the IN0 and IN1 input ports are latched into I0 and I1. I0 \leftarrow IN0, I1 \leftarrow IN1					
(2)	General-purpose counter binary data C19 to C0	The C ₁₉ to C ₀ data is latched from value of the general-purpose 20-bit binary counter. C19 \leftarrow 20-bit binary counter MSB C0 \rightarrow 20-bit binary counter LSB					
(3)	PLL unlock state data UL3 to UL0	The UL3 to UL0 data is latched from the unlock detection circuit. UL0: 1.11 µs UL1: 2.22 µs UL2: 3.33 µs UL2: 3.33 µs UL3: 0.55 µs					


Serial Data I/O Methods

The LC7216M supports a total of three I/O modes: two control data input (serial data input) modes and one DO output (serial data output) mode. Data I/O is performed after the mode has been determined.

The mode is selected by four data items (A0 to A3) synchronized with a clock (the CL pin) applied before the CE pin is set high. The mode is determined when the CE pin goes high.


Mode	Aз	A2	A1	A0	Item	Function				
1	0	0	0	1	Serial data input (all bits)	• This mode is used to input all 36 bits of the control data (serial input data). This mode is used for initialization following power on and to change data that cannot be changed in mode 2. All 36 bits of the control data is input from the LC7216M DI pin.				
2	0	0	1	0	 This mode is used to input a subset (24 bits) of the control data (see data). Serial data input (partial input) This mode is used to change three data items: the programmable of (D0 to D15), the output port data (O1 to O5) and the general-purposistant data (CTEN), for a total of 24 bits. The other 12 bits of control changed by a mode 2 operation. (Use mode 1 when the other 12 bits changed.) 					
3	0	0	1	1	Serial data output	 The DO output mode (serial data output) is used to output three data items from the DO pin: the input port data, the general-purpose counter binary data and the PLL unlock state data. 				
	0 to 0	1 to 0	0 to 0	0 to 0	Invalid setting	This mode is invalid and does not support any data input or output operations.				
	CE									
	DATA AO X AI X A2 X A3 X									

1. In the serial data input modes (modes 1 and 2), $t_1 \ge 1.5 \ \mu s$, $t_2 \ge 0 \ \mu s$, $t_3 \ge 1.5 \ \mu s$, and $t_4 < 1.5 \ \mu s$.



- Mode 1: A total of 40 bits, the four mode selection bits and the 36 control data bits (from D0 to T1), are input from the DI pin in synchronization with the clock (CL) signal.
- Mode 2: A total of 28 bits, the four mode selection bits and 24 control data bits (from D0 to CTEN), are input from the DI pin in synchronization with the clock (CL) signal.


2. In serial data output mode (mode 3), $t_1 \ge 1.5 \ \mu s$, $t_2 \ge 0 \ \mu s$, $t_3 \ge 1.5 \ \mu s$, and $t_5 < 1.5 \ \mu s$. (However, note that since the DO pin is an n-channel open drain output, the transition time depends on the value of the pull-up resistor.)



Mode 3: Serial output mode (mode 3) is selected by the four bits of mode selection data. When the CE pin goes high, I0 is output from the DO pin. After that, the internal shift register is shifted and the next bit is output from the DO pin on each falling edge of the CL signal. (Thus 27 clock cycles are required to output all data through the UL0 bit after CE goes high.) When this mode is selected, at the point the CE pin falls to the low level, the DO pin will be forcibly set to the high level. The DO pin will go low if the IN0 pin input changes state or if a general-purpose counter measurement completes.

(General-purpose counter completion takes precedence over changes in the IN0 pin signal.)

Structure of the Programmable Divider



	DV	SP	Input pin	Divisor setting	Actual divisor	Input frequency range (MHz)
(A)	1	*	FMIN	256 to 65536	Twice the set value	10 to 130
(B)	0	1	AMIN	256 to 65536	The set value	2 to 40
(C)	0	0	AMIN	4 to 4096	The set value	0.5 to 10

Note: 1. The actual divisor will be twice the set value when FMIN (A) is used.


For example, if the divisor setting is 1000 the actual divisor will be 2000 and if the divisor setting is 1001 the actual divisor will be 2002. In other words, the channel skip will be twice the reference frequency.

2. To set the channel skips of 1, 5 and 9 kHz using FMIN (A), the crystal oscillator should be changed to 3.6 MHz. However, the times listed in the table that follows change since they are referenced to the crystal oscillator frequency.

Note that care must be taken to prevent overtone oscillation when a 3.6 MHz crystal oscillator is used.

Item	Xtal		
lien	7.2 MHz	3.6 MHz	
Frequency measurement period	120/60 ms	240/120 ms	
Frequency measurement check signal	900 kHz	450 kHz	
Reference frequencies	100, 50, 25, 10, 9, 5, 1 kHz	50, 25, 12, 5, 5, 4.5, 2.5, 0.5 kHz	
Serial data I/O (CL)	$t_1 \ge 1.5 \ \mu s, t_3 \ge 1.5 \ \mu s$	$t_1 \geq 3.0 \ \mu\text{s}, \ t_3 \geq 3.0 \ \mu\text{s}$	

Structure of the General-Purpose Counter



	SC	SF	Input pin	Measurement item	Measurement frequency range	GT (1/0)
S ₁	1	*	HCTR	Frequency measurement	10 to 60 MHz (sine wave)	120 m/60 ms
S ₂	0	1	LCTR	Frequency measurement	15 to 500 kHz (sine wave)	120 m/60 ms
S ₃	0	0	LCTR	Period measurement	1 Hz to 20 kHz (pulse wave)	Two periods/one period

The LC7216M general-purpose counter is a 20-bit binary counter.

The value of the counter can be read out, msb first, from the DO pin.

When the general-purpose counter is used for frequency measurement, GT selects the measurement period to be one of two periods, 60 or 120 ms. The frequency of the signal input to the HCTR or LCTR pin can be measured by determining the number of pulses input to the general-purpose counter during the measurement period.

When the general-purpose counter is used for period measurement, the period of the signal input to the LCTR pin can be measured by determining the number of check signal (900 kHz) cycles input to the general-purpose counter during one or two periods of the signal input to the LCTR pin.


The general-purpose counter is started by setting CTEN to 1 in the serial data. While the serial data is acquired internally in the LC7216M at the point the CE signal goes from high to low, the input to the HCTR or LCTR pin must be provided within 10 ms after CE goes low.

Next, the value of the general-purpose counter after the measurement completes must be read out while CTEN is still 1. (The general-purpose counter is reset when CTEN is set to 0.)

Another point that requires care here is that before starting the general-purpose counter, it must be reset by setting CTEN to 0.


Note that although signals input to the LCTR pin are transmitted directly to the general-purpose counter, signals input to the HCTR pin are divided by eight internally before being transmitted to the general-purpose counter. Therefore the value of the general-purpose counter will be 1/8 of the actual frequency input to the HCTR pin.

When counting intermediate frequency signals, always have the controller first check for the presence of the IF-IC SD (station detect) signal and then only turn on the IF counter buffer output if the SD signal was present. Auto-search techniques that only use an IF count are subject to stopping at frequencies where there is no station due to leakage output from the IF counter buffer.




Note that although the DO pin is forced to the high level when the general-purpose counter is started (when CTEN is set to 1), the DO pin automatically goes low when the measurement completes (after either 60 or 120 ms has elapsed or when a signal has been applied for one or two periods). Therefore the DO pin can be used to check for measurement completion.

1. When the general-purpose is not used (when CTEN is 0) the DO pin can be used to check for changes in external signals.




- When mode 3 is specified and data is output through DO, DO will automatically go high after data output has completed, i.e., when CE goes low.
- After that, DO goes low automatically when the IN0 signal changes state. (That is, DO can be used to check for changes in an external signal input to IN0.)

2. When the general-purpose counter is used the DO pin can be used to check for completion of the general-purpose counter measurement.



- When CTEN is set to 1, DO going low due to changes in IN0 is disabled and DO is set high automatically.
- DO is automatically set low when the general-purpose counter measurement completes.
- (That is, DO can be used to check for measurement completion.)

PLL Unlock Data Read Out Procedure



Each bit is set to 1 according to øERROR as described above.


The internal data UL(n) is set on the rising edge of $\emptyset ERROR f$ and reset on the rising edge of CE f. The $\emptyset ERROR$ data UL(n) from before the previous CE f rising edge can be read out in mode 3 (data output). In the example above, the data from the period between t₀ and t₁ is read out.

UL (n) 3210 ϕ ERROR < 0.55 μ s \rightarrow 0000 0.55 μ s \leq øERROR < 1.11 μ s \rightarrow 1000 1.11 $\mu s \leq~$ øERROR < 2.22 $\mu s \rightarrow$ 1001 2.22 μ s $\leq \phi$ ERROR $< 3.33 \mu$ s \rightarrow 3.33 μ s $\leq \phi$ ERROR \rightarrow 1011 1111 UL0:1.11 µs UL1 : 2.22 µs Each bit is set to 1 according to øERROR as described above. UL2 : 3.33 µs UL3 : 0.55 µs

øERROR: the phase difference (for a 7.2 MHz crystal)

Sample Application System

FM/AM (When IF count is performed)



- Note: 1. The coupling capacitors used on the FMIN, AMIN, HCTR, and LCTR pins should be between 50 and 100 pF. However, a 1000 pF capacitor should be used for LCTR if frequencies under 100 kHz are to be used.
 - 2. Coupling capacitors should be located as close to their pin as possible.
 - 3. When counting intermediate frequency signals, always have the controller first check for the presence of the IF-IC SD signal and then only turn on the IF counter buffer output if the SD signal was present.
- 1. FM, 100 kHz steps

When the FM RF = 90 MHz (IF = +10.7 MHz) FM VCO = 100.7 MHz PLL fref = 50 kHz DV = 1, SP = * (FMIN selected) Programmable divider divisor Set N = 1007 (decimal).

2. AM, 10 kHz steps When the AM RF = 1000 kHz (IF = +450 kHz) AM VCO = 1450 kHz PLL fref = 10 kHz DV = 0, SP = 0 (AMIN, low speed measurement selected) Programmable divider divisor Set N = 145 (decimal).
*: Do not care

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1999. Specifications and information herein are subject to change without notice.