LB1821M



Power Brushless Motor Pre-Driver IC for OA Equipment

Overview

The LB1821M is a pre-driver IC that supports direct PWM drive and is appropriate for the power brushless motors used in office automation equipment. A motor drive circuit with the desired output capability (voltage and current characteristics) can be constructed by attaching a driver array at the IC output. The LB1821M includes on chip a speed control circuit that allows the motor speed to be varied using an external clock.

Features

- Direct PWM drive output
- Speed discriminator + PLL speed control circuit
- FG and integrating amplifiers
- Forward/reverse switching circuit
- Braking circuit (short braking)
- Speed lock detection output
- Full complement of on-chip protection circuits, including lock protection, current limiter, and thermal shutdown protection circuits.

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Package Dimensions

unit: mm

3148-QFP44MA



Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		9	V
Maximum input current	I _{REG} max	V _{REG} pin	10	mA
Output current	I _O max	UL, UV, and WL outputs	30	mA
Allowable power dissipation	Pd max		0.9	W
Operating temperature	Topr		-20 to +80	°C
Storage temperature	Tstg		–55 to +150	°C

Allowable Operating Ranges at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC}		4.4 to 7.0	V
Input current range	I _{REG}	V _{REG} pin (7 V)	1 to 5	mA
FG Schmitt output applied voltage	V _{FGS}		0 to 8	V
FG Schmitt output current	I _{FGS}		0 to 5	mA
Lock detection output current	I _{LD}		0 to 20	mA

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN



Electrical Characteristics at Ta = 25°C, V_{CC} = 6.3 V

	0.1.1	nhal Canditiana		Ratings			
Parameter	Symbol	Conditions	min typ max		max		
	I _{CC} 1			42	60	mA	
	I _{CC} 2	In stop mode		10	20	mA	
Current drain	I _{CC} 3	$V_{CC} = 5 V$		38	55	mA	
	I _{CC} 4	V _{CC} = 5 V, In stop mode		8	18	mA	
Output saturation voltage	V _O (sat)	UL, VL, WL output, I _O = 20 mA		0.2	0.7	V	
Output current	Ι _Ο	UH, VH, WH output, V _{OUT} = 1.4 V	-20	-16	-12	mA	
Output leakage current	I _O leak	UL, VL, WL output			100	μA	
Output off voltage	V _O off	UH, Vh, WH output			0.5	V	
[Hall Amplifier]							
Input bias current	I _{HB(HA)}		-4	-1		μA	
Common-mode input voltage range	VICM		1.5		V _{CC} – 1.5	V	
Hall input sensitivity	$\Delta V_{IN(HA)}$		60			mVp-p	
Hysteresis	$\Delta V_{IN(HA)}$		17	32	60	mV	
Input voltage low \rightarrow high	V _{SLH}		8	16	30	mV	
Input voltage high \rightarrow low	V _{SHL}		-30	-16	-8	mV	
[RC Oscillator]							
Output high laugh up have	V _{OH(CR)} 1		3.1	3.4	3.7	V	
Output nign-level voltage	V _{OH(CR)} 2	$V_{CC} = 5 V$	2.4	2.7	3.0	V	
	V _{OL(CR)} 1		1.5	1.8	2.1	V	
Output low-level voltage	V _{OL(CR)} 2	$V_{CC} = 5 V$	1.1	1.4	1.7	V	
Oscillator frequency	f (CR)	R = 75 kΩ, C = 1500 pF		19		kHz	
A man life and a	V _(CR) 1		1.4	1.6	1.8	Vp-p	
Amplitude	V _(CR) 2	$V_{CC} = 5 V$	1.1	1.3	1.5	Vp-p	
[CROCK Oscillator]							
Output high laugh up have	V _{OH(RK)} 1		3.2	3.5	3.8	V	
Output high-level voltage	V _{OH(RK)} 2	$V_{CC} = 5 V$	2.5	2.8	3.1	V	
	V _{OL(RK)} 1		0.8	1.1	1.4	V	
Output low-level voltage	V _{OL(RK)} 2	$V_{CC} = 5 V$	0.6	0.9	1.2	V	
External capacitor charge current	I _{CHG} 1		-17	-13	-9	μA	
External capacitor discharge current	I _{CHG} 2		9	13	17	μA	
Oscillator frequency	f (RK)	C = 0.068 µF		35		Hz	
	V _(RK) 1		2.2	2.4	2.6	Vp-p	
Amplitude	V _(RK) 2	$V_{CC} = 5 V$	1.7	1.9	2.1	Vp-p	

Primal priorityPrimal biological priorityPrimal primal prim		Quarter		Ratings			Linit
Vince Calabition Vince Calabition 41.1 4.3. 4.6.8 Vince Calabition Pin C calpot binghenel voltage Vince Calabition 3.2.8 3.4.9 3.6.9 3.2.9 Pin C calpot binghenel voltage Vince Calabition 3.2.9 3.2.8 3.0.9 3.2.8 Vince Calabition Pin C calpot binghenel voltage Vince Calabition 3.0.9 3.2.8 Vince Calabition 3.0.9 3.2.8 Vince Calabition Vince Calabition 3.0.9 3.2.8 Vince Calabition Vince Calabition Vince Calabition 3.0.9 3.0.9 Vince Calabition	Parameter	Symbol	Conditions	min	typ	max	Unit
Ph C output high-head voltageVenic 1Venic 1	[VCO Oscillator]	•					
Prin Couple Maynessen toughVon(C2 <th< td=""><td></td><td>V_{OH(C)}1</td><td></td><td>4.1</td><td>4.3</td><td>4.6</td><td>V</td></th<>		V _{OH(C)} 1		4.1	4.3	4.6	V
Ph C autput low-level voltageVage 1Vage 33.9 </td <td>Pin C output high-level voltage</td> <td>V_{OH(C)}2</td> <td>V_{CC} = 5 V</td> <td>3.2</td> <td>3.4</td> <td>3.6</td> <td>V</td>	Pin C output high-level voltage	V _{OH(C)} 2	V _{CC} = 5 V	3.2	3.4	3.6	V
Print Couple Internet WargVor.02 Vor.17Vor.02 Vor.17Vor.10 Vor.17 </td <td></td> <td>V_{OL(C)}1</td> <td></td> <td>3.6</td> <td>3.9</td> <td>4.1</td> <td>V</td>		V _{OL(C)} 1		3.6	3.9	4.1	V
Qeditor frequency Ampliadefr.g. Vic)Inter <td>Pin C output low-level voltage</td> <td>V_{OL(C)}2</td> <td>V_{CC} = 5 V</td> <td>2.8</td> <td>3.0</td> <td>3.2</td> <td>V</td>	Pin C output low-level voltage	V _{OL(C)} 2	V _{CC} = 5 V	2.8	3.0	3.2	V
AmplitudeVtcp00 <th< td=""><td>Oscillator frequency</td><td>f_(C)</td><td></td><td></td><td></td><td>1.0</td><td>MHz</td></th<>	Oscillator frequency	f _(C)				1.0	MHz
[Current Limiter Operation]LimiterVia0.470.520.57V[Thermal Shuddown Operation]TSDDesign target value150160Thermal shuddown operating termperatureTSDDesign target value150160<	Amplitude	V _(C)		0.2	0.4	0.6	Vp-р
ImmerVmpImpact of the sector of the se	[Current Limiter Operation]						
Thermal shutdown operating temperatureTSDDesign target value160180100100100HysteresisATSDDesign target value6.67.07.3VFigA multifiedWitteWitte	Limiter	V _{RF}		0.47	0.52	0.57	V
Themal shuddown operaing temperatureTSDDesign target value150150300HysteresisΔYSDDesign target value6.67.07.3VUrace in voltageVortor	[Thermal Shutdown Operation]						
HystersiaΔTSDVesce	Thermal shutdown operating temperature	TSD	Design target value	150	180		°C
Weeg on voltageVeegVeegR.06.67.07.0V.0(FG Arrapifie)Input offest voltageVu(pr.G)MInput servitivi voltageVu(pr.G)MMOutput high-level voltageVu(pr.G)MMM	Hysteresis	∆TSD	Design target value		30		°C
[FG Amplife]Vicip(a)Vicip(b)IndexIndexIndexIndexIndexInput bias currentInjer, 0IndexIndexIndexIndexIndexIndexOutput bigh-level votageVot, (FG)IndexVac - 1.5Vac - 1.6Vac - 1.6Va	V _{REG} pin voltage	V _{REG}		6.6	7.0	7.3	V
Input bias currentVigregi0Image0Image0ImageImageImput bias currentIgregiVigregiV	[FG Amplifier]						
Input bissourentIngregsIndexIndexIndexIndexIndexIndexIndexOutput bissourentVor(re)Vor(re)Vor(re)Vor(re)VorVorVorVorFG input sensitivityGain: 100×Gain: 100×Gain: 100×Gain: 100×Gain: 100×Gain: 100×Some sensitivityVor <td>Input offset voltage</td> <td>V_{IO(FG)}</td> <td></td> <td>-10</td> <td></td> <td>+10</td> <td>mV</td>	Input offset voltage	V _{IO(FG)}		-10		+10	mV
Output high-level voltageVork(FG)Vork(FG	Input bias current	I _{B(FG)}		-1		+1	μA
Output low-level voltage VoL(FG) 1 1.5. V FG input sensitivity Gain: 100× 3 mV Schmitt amplitude for the next stage 100 260 mV Operating frequency range i 1 160 kHz Operating frequency range i 1 16 kHz Operating frequency range i 100 kHz dB 51 0 MB Colput saturation voltage Vol(FGS log(FGS = 2 mA 0.1 0.1 0.5 V Gupt tow-level voltage Vol(FGS Vol=VCC 0 0.1 10 µA Speed Discriminator Output Vol(FGS Vole VCC 0.6 0.4 11.1 V Speed Discriminator Output Vol(FG) Vol(FG VolC = 5.V 3.25 3.55 3.83 V Output low-level voltage Vol(FO) Vol = 5.V 1.25 1.25 V V Output low-level voltage Vol(FO) Vol	Output high-level voltage	V _{OH(FG)}		V _{CC} – 1.5	V _{CC} – 1		V
FG input sensitivityGain: 100×3Image intermation of the ext stageGain: 100×3Image intermation of the ext stageSchmitt amplitude for the next stageImage intermation of the ext stageOutput staturation voltageVorgesImage intermation of the ext stageImage intermation of the ext stageImage intermation of the ext stageImage intermation of the ext stageOutput staturation voltageVorgesVorgesImage intermation of the ext stageVorgesImage intermation of the ext stageOutput staturation voltageVorgesVorgesVorges intermation of the ext stageVorgesVorges intermation of the ext stageOutput high-level voltageVorgesVorges intermation of the ext stageVorgesVorges intermation vortageVorgesOutput high-level voltageVorgesVorge intermation vortageVorgesVorges intermation vortageVorgesOutput high-level voltageVorgesVorge intermation vortageVorgesImage intermation vortageVorgesOutput staturation voltageVorgesVorgesImage intermation vortageVorgesImage intermation vortageVorgesOutput staturation voltageVorgesVorgesImage intermation vortageVorgesImage intermation vortageVorgesInput offset voltageVorgesVorgesImage intermation vortageVorgesImage intermation vortageVorgesOutput	Output low-level voltage	V _{OL(FG)}			1	1.5	V
Schmitt amplitude for the next stage m model 100 180 250 m/V Oppen-loop gain I (FG) = 2 kHz 45 51 08 (FGS Output) Volpen-loop gain [0/FGS] = 2 mA 0.1 0.5 V Output leakage current [u/FGS] Volpen-loop gain 0.1 0.5 V Speed Discriminator Output] Volpen-loop gain Volpen-loop gain gain gain gain gain gain gain gain	FG input sensitivity		Gain: 100×	3			mV
Operating frequency range Image: marge marge Image: marge marge Image: marge marge marge Image: marge marg	Schmitt amplitude for the next stage			100	180	250	mV
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Operating frequency range					16	kHz
[FGS Output] Vo(rGS) Io(GFGS) = 2 mA Io 0.1 0.5 V Output leakage current IL(rGS) Vo = Vcc Io 10 µA [Speed Discriminator Output] Voc = Vcc Vcc = 0.7 Vcc = 0.7 V Output leakage current Vo(t) Vcc = 0.0 Vcc = 0.7 V V Output leakage current Vo(t) Vcc = 5 V 3.25 3.85 3.83 V Output leak-level voltage Vo(t/P) Vcc = 5 V 3.25 3.85 V Vo(t/P) Vcc = 5 V 3.25 3.85 V Output level voltage Vo(t/P) Vcc = 5 V 1.25 1.15 V V Output ligh-level voltage Vo(t/P) Vcc = 5 V 1.25 1.15 1.85 V Output ligh-level voltage Vo(t/CO) S.5.6 V V V Vo(t/D) Vcc = 5 V 1.25 1.85 V V Output ligh-level voltage Vo(t/CO) Lo S.5.6 V V <	Open-loop gain		f _(FG) = 2 kHz	45	51		dB
Output saturation voltage VolcEGS $log(FGS) = 2 \text{ mA}$ 0 0.1 0.5 V Output leakage current $l_{L}(FGS)$ $Vo = V_{CC}$ 0 10 μ A [Speed Discriminator Output] Output high-level voltage Vol(D) 0.4 1.1 V Output high-level voltage Vol(D) 0.4 1.1 V [Speed Control PLL Output] 4.05 4.465 4.65 V Output high-level voltage Vol(P) Voc = 5 V 3.25 3.85 3.83 V Output low-level voltage Vol(P)1 Voc = 5 V 3.25 3.55 1.85 V Output low-level voltage Vol(P)1 Voc = 5 V 3.25 5.6 V V (VO PLL Output] Voc = 5 V 3.25 5.6 V V Output high-level voltage Vol(VOC) 5.3 5.6 V V Output low-level voltage Vol(VOC) Loc + 5 0.1 0.5 V Output low-level voltage Vol(VOC) -6.25<	[FGS Output]						
$\begin{tabular}{ c c c c c } \hline V_{O} = V_{CC} & & & & & & & & & & $	Output saturation voltage	V _{O(FGS)}	$I_{O(FGS)} = 2 \text{ mA}$		0.1	0.5	V
The field bill of the field bill of the field bill of the field bill bill bill bill bill bill bill bi	Output leakage current		$V_0 = V_{CC}$			10	uА
Output high-level voltage Volt(D) Volt	[Speed Discriminator Output]	L(1 00)	0 00				r
$ \begin{array}{ c c c c c } \hline log (0, 0) & log (0, 0) $	Output high-level voltage	VOH(D)		Vcc – 1.0	$V_{CC} = 0.7$		V
$ \begin{array}{ c c c c } \hline c c c c c c } \hline c c c c c c c c } \hline c c c c c c c c c c c c c c c c c c $	Output low-level voltage			00 -	0.4	1.1	V
$\begin{tabular}{ c $	[Speed Control PLL Output]				••••		
$ \begin{array}{ c c c c } \hline \mbodel{eq:constraint} \hline \mb$				4 05	4 35	4 65	V
$\begin{tabular}{ c $	Output high-level voltage	Vou(n)2	$V_{cc} = 5 V$	3 25	3 55	3.83	V
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				1.85	2 15	2 45	v
$\begin{tabular}{ c $	Output low-level voltage		$V_{cc} = 5 V$	1.00	1.55	1.85	V
$\begin{tabular}{ c $		VOL(P)-		1.20	1.00	1.00	•
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		Vauruaa		53	5.6		V
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		Vol (VCO)		0.0	0.0	11	V
Dutput saturation voltage $V_{OL(D)}$ $I_{LD} = 10 \text{ mA}$ 0 0.1 0.5 V Output leakage current $I_{L(LD)}$ $V_{O} = V_{CC}$ -6.25 -6.25 ψ_{CC} ψ_{CC} Index range -6.25 ψ_{CC} -6.25 ψ_{CC} </td <td></td> <td>▼0L(VCO)</td> <td></td> <td></td> <td>0.4</td> <td></td> <td>v</td>		▼0L(VCO)			0.4		v
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		Variation	$h_{\rm p} = 10 \mathrm{mA}$		0.1	0.5	V
Output learage current IL(LD) $V_0 - V_{CC}$ Image Image <thimage< th=""> Image Image</thimage<>		VOL(LD)			0.1	10	v uA
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		L(LD)	VO = VCC	6.25		10	μ Λ %
n n n n n n n				-0.23		+0.23	70
$\begin{array}{ c c c c c c } \hline \mbox{Notice} & \mbox{Viol}(NT) & \mbox{Not} & \m$		V		10		10	m\/
Input bias current IB(INT) ID(INT) ID(INT) <td></td> <td>VIO(INT)</td> <td></td> <td>-10</td> <td></td> <td>10</td> <td></td>		VIO(INT)		-10		10	
Output high-level voltage $V_{OH(INT)}$ $V_{CC} - 1.2$ $V_{CC} - 0.8$ V Output low-level voltage $V_{OL(INT)}$ 0.8 1.2 V Open-loop gain 60 dB Input bias current MHz Gain-bandwidth product MHz Reference voltage $V_{B(INT)}$ [Filter Amplifier] Output high-level voltage $V_{OH(FIL)}$ Output high-level voltage $V_{OH(FIL)}$ Output low-level voltage $V_{OL(FIL)}$	Input blas current	IB(INT)		-0.4	V 00	+0.4	μΑ
Output tow-level voitage $V_{OL}(INT)$ Image: Constraint of the second	Output high-level voltage	VOH(INT)		$V_{CC} = 1.2$	V _{CC} – 0.8	4.0	V
Open-loop gain Index	Output low-level voltage	V _{OL} (INT)			0.8	1.2	V
$\begin{tabular}{ c c c c c } \hline Input bias current & Inc & Inc & Inc & Inc & MHz \\ \hline \end{tabular} \hline tab$	Open-loop gain			60			dB
$\begin{tabular}{ c c c c c c } \hline Gan-bandwidth product & constraints of the form of the $					1.6		MHz
$\begin{tabular}{ c c c c c c } \hline $V_{B(INT)}$ & $V_{CC}/2$ & $V_{CC}/2$ & $V_{C}/2$ & V	Gain-bandwidth product						
$\begin{tabular}{ lliker_amplifier_ginput_bias_current_in_in_in_in_in_in_in_in_in_in_in_in_in_$	Reference voltage	V _{B(INT)}		-5%	V _{CC} /2	5%	V
$\begin{tabular}{ c c c c c c } \hline $I_{B(FIL)}$ & $I_{B(FIL)}$ & I_{O4} & $$	[Filter Amplifier]			1	1		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Input bias current	I _{B(FIL)}		-0.4		+0.4	μA
$\begin{tabular}{ c c c c c } \hline $V_{DL(FIL)}$ & $V_{DL(FIL)}$ & 0.8 & 1.2 & V \\ \hline $V_{B}(FIL)1$ & -5% & 2.0 & 5% & V \\ \hline $V_{B}(FIL)2$ & $V_{CC} = 5 V$ & 1.5 & 1.6 & 1.7 & V \\ \hline \end{tabular}$	Output high-level voltage	V _{OH(FIL)}		V _{CC} – 1.2	V _{CC} – 0.8		V
VB(FIL)1 -5% 2.0 5% V VB(FIL)2 V _{CC} = 5 V 1.5 1.6 1.7 V	Output low-level voltage	V _{OL(FIL)}			0.8	1.2	V
$V_{B(FIL)}2$ $V_{CC} = 5$ V 1.5 1.6 1.7 V	Reference voltage	V _{B(FIL)} 1		-5%	2.0	5%	V
		V _{B(FIL)} 2	V _{CC} = 5 V	1.5	1.6	1.7	V

. .

Description	Sumbol	Ratings			1.1	
Parameter	Symbol	Conditions	min	typ	max	Unit
[S/S Pin]						
Output high-level voltage	V _{OH(S/S)}		4.0		V _{CC}	V
Output low-level voltage	V _{OL(S/S)}		0		1.5	V
I hustomaia	$\Delta V_{IN(S/S)}$ 1		0.35	0.45	0.55	V
Hysteresis	$\Delta V_{IN(S/S)}2$	$V_{CC} = 5 V$	0.24	0.34	0.44	V
Pull-up resistance	R _{U(S/S)}		45	63	85	kΩ
[F/R Pin]						
Input high-level voltage	V _{IH(F/R)}		4.0		V _{CC}	V
Input low-level voltage	V _{IL(F/R)}		0		1.5	V
Liveteracia	$\Delta V_{IN(F/R)}$ 1		0.35	0.45	0.55	V
Hysteresis	$\Delta V_{IN(F/R)}2$	$V_{CC} = 5 V$	0.24	0.34	0.44	V
Pull-up resistance	R _{U(F/R)}		45	63	85	kΩ
[BR Pin]						
Input high-level voltage	V _{IH(BR)}		4.0		V _{CC}	V
Input low-level voltage	V _{IL(BR)}		0		1.5	V
1 hustomain	$\Delta V_{IN(BR)}$ 1		0.35	0.45	0.55	V
Hysteresis	$\Delta V_{IN(BR)}2$	$V_{CC} = 5 V$	0.24	0.34	0.44	V
Pull-up resistance	R _{U(BR)}		45	63	85	kΩ
[CLK Pin]						
Input high-level voltage	V _{IH(CLK)}	Design target value	4.0		V _{CC}	V
Input low-level voltage	V _{IL(CLK)}	Design target value	0		1.5	V
1 hustomain	$\Delta V_{IN(CLK)}$ 1	Design target value	0.35	0.45	0.55	V
Hysteresis	$\Delta V_{IN(CLK)}2$	V_{CC} = 5 V, Design target value	0.24	0.34	0.44	V
Pull-up resistance	R _{U(CLK)}		45	63	85	kΩ
Input frequency	f (CLK)					
[N1 Pin]						
Input high-level voltage	V _{IH(N1)}		4.0		V _{CC}	V
Input low-level voltage	V _{IL(N1)}		0		1.5	V
Hystoresia	$\Delta V_{IN(N1)}$ 1		0.35	0.45	0.55	V
Hysteresis	$\Delta V_{IN(N1)}2$	$V_{CC} = 5 V$	0.24	0.34	0.44	V
Pull-up resistance	R _{U(N1)}		45	63	85	kΩ
[N2 Pin]						
Input high-level voltage	V _{IH(N2)}		4.0		V _{CC}	V
Input low-level voltage	V _{IL(N2)}		0		1.5	V
Hystoresia	$\Delta V_{IN(N2)}$ 1		0.35	0.45	0.55	V
Hysteresis	$\Delta V_{IN(N2)}2$	$V_{CC} = 5 V$	0.24	0.34	0.44	V
Pull-up resistance	R _{U(N2)}		45	63	85	kΩ
[Low Voltage Protection]						
Operating voltage	V _{SDL}			3.75		V
Release voltage	V _{SDH}			4.0		V
Hysteresis	ΔV _{SD}		0.15	0.25	0.35	V

Speed Discriminator Counts

N1	N2	Number of counts	
High or open	High or open	64	
High or open	L	256	
L	High or open	128	
L	L	512	

Three-Phase Logic Truth Table (A high (H) input is the state where $IN^+ > IN^-$.)

14		F / R = L			F / R = H	l	Ou	tput
item	IN1	IN2	IN3	IN1	IN2	IN3	Source	Sink
1	н	L	н	L	Н	L	VH	UL
2	н	L	L	L	Н	н	WH	UL
3	н	н	L	L	L	н	WH	VL
4	L	н	L	н	L	н	UH	VL
5	L	н	н	н	L	L	UH	WL
6	L	L	н	н	Н	L	VH	WL

S/S Pin

BRK Pin

High or open	Stop
L	Start

High or open	Brake
L	Released

Pin Assignment



Sample Application Circuit



Internal Equivalent Circuit Block Diagram



IC Operation Description

1. Speed Control Circuit

This IC implements speed control using the combination of a speed discriminator circuit and a PLL circuit. The speed discriminator and the PLL circuit output (using a charge pump technique) an error signal once every two FG periods. As compared to the earlier technique in which only a speed discriminator circuit was used, the combination of a speed discriminator and a PLL circuit allows variations in motor speed to be better suppressed when a motor that has large load variations is used. The FG servo frequency is controlled to be the same frequency as the clock signal input to the CLK pin. This means that the motor speed can be changed by changing the clock frequency.

2. VCO Circuit

The LB1821M includes an on-chip VCO circuit to generate the reference signal for the speed discriminator circuit. The reference signal frequency is determined by the following formula.

- $f_{VCO} = f_{CLK} \times number of counts$
- f_{VCO}: Reference signal frequency
- f_{CLK}: Frequency of the externally input clock signal

The range over which the reference signal can be varied is determined by the resistor and capacitor connected to the R pin (pin 36) and the C pin (pin 37) and by the VCO loop filter constants (the external constants connected to pins 41 and 42).

(Reference Values)

Supply voltage	R (kΩ)	C (pF)
$V_{CC} = 5 V$	4.7	390
V _{CC} = 6.3 V	4.7	820

The value of R must not be less than 2.7 $k\Omega$

Applications can handle a wider range of speed variations than would be possible if a fixed number of counts was used by changing the number of discriminator counts (which is related to the divisor in the VCO circuit). The number of counts can be switched between 64, 128, 256, and 512 by setting the N1 (pin 10) and N2 (pin 11) pins.

3. Output Drive Circuit

To reduce power loss in the output, this IC adopts the direct PWM drive technique. The output transistors (which are external to the IC) are always saturated when on, and the motor drive output is adjusted by changing the duty with which the output is on. Since the (external) output switching is handled by the upper side output transistors, a Schottky diode or similar device must be connected between the output (OUT) and ground. This is because a through current will flows at the instant the upper side output transistors turn on if a diode with a short reverse recovery time is not used. A rectifying diode can be used between OUT and V_{CC} . Transistors that have no parasitic diodes must be used for the lower side output transistors. If these transistors have parasitic diode components, then through currents will occur due to the reverse recovery time of the parasitic diodes despite the inclusion of the external Schottky diodes.

4. Current Limiter Circuit

The current limiter circuit limits the (peak) current at the value $I = V_{RF}/R_f$ ($V_{RF} = 0.52$ V (typical), R_f : current detection resistor). The current limitation operation consists of reducing the output duty to suppress the current.

5. Speed Lock Range

The speed lock range is $\pm 6.25\%$ of the fixed speed. When the motor speed is in the lock range, the LD pin (an open collector output) goes low. If the motor speed goes out of the lock range, the motor on duty is adjusted according to the speed error to control the motor speed to be within the lock range. Caution is required, since the LD signal may go on initially at startup. (It will be low while two or three FG signal pulses are input.)

6. Notes on the PWM Frequency

The PWM frequency is determined by the resistor and capacitor connected to the CR pin.

 $f_{PWM} \approx 1/(0.48 \times C \times R)$

A PWM frequency of between 15 and 25 kHz is desirable. If the PWM frequency is too low, the motor may resonate

at the PWM frequency during motor control, and if that frequency is in the audible range, that resonation may result in audible noise. If the PWM frequency is too high, the output transistor switching loss will increase. The external resistor must not have a value under 30 k Ω .

7. Hall Input Signals

Input signals with an amplitude greater than the hysteresis (60 mV, maximum) are required for the Hall inputs. An input amplitude of 100 mV or greater is desirable, taking noise and other considerations into account. The Hall input DC voltage must be set to fall within the common-mode input voltage range specifications.

8. Forward/Reverse (F/R) Switching

The F/R pin can be used to switch the motor direction. The direction can be switched with the F/R pin even if the motor is turning. The IC circuit is designed to compensate for the through currents that occur when the direction is switched. However, caution is required with respect to increases in the V_{CC} voltage (due to motor current returning to the power system instantaneously) during direction switching. If this is a problem, try increasing the capacitance of the capacitor connected between the power supply and ground.

9. Brake Switching

The LB1821M implements a short braking technique in which the upper side transistors (the external transistors) for all phases are turned on. (The lower side transistors for all phases are turned off.) This means that the output current during braking does not pass through the R_f (the current detection resistor) and therefore that the current limiter does not function. Thus caution is required. During braking, the upper side transistors operate at a 100% duty, regardless of the motor speed. The braking function can be operated and released in the start state. Thus motor start and stop control can be performed from the brake pin with the S/S pin at the low level, i.e., with the system in the start state. If the startup time is a problem, the motor can be started with a shorter startup time by using the brake pin for motor start/stop control than it can with the S/S pin. (This is because the stop state is a power saving state, and restarting from this state requires waiting the time required for the VCO circuit to stabilize.)

10. Constraint Protection Circuit

The LB1821M includes an on-chip constraint protection circuit to protect the IC and the motor in motor constraint mode. If the LD output remains high (indicating the locked state) for a fixed period in the start state, the upper side (external) transistors are turned off. This time is set by the capacitance of the capacitor attached to the CROCK pin. A time of a few seconds can be set with a capacitance of under $0.1 \,\mu$ F.

 \langle Set time (s) $\rangle \approx 44 \times C (\mu F)$

To release the constraint protection state, the LB1821M must be set to either the stop state or the brake state, or power must be reapplied. The CROCK pin must be connected to ground if the constraint protection circuit is not used. However, note that the clock disconnection protection circuit described later cannot be used in this case.

11. Clock Disconnection Protection Circuit

If clock input stops with the LB1821M in the start state, this protection circuit operates and turns off the (external) upper side output transistors. If the clock is reapplied, the IC resumes operation.

12. Low-Voltage Protection Circuit

The LB1821M includes a low-voltage protection circuit to protect against incorrect operation when power is first applied or if the power-supply voltage (V_{CC}) falls. The (external) upper side output transistors are turned off if V_{CC} falls under about 3.75 volts, and this function is cleared at about 4.0 volts.

13. Power Supply Stabilization

Since this IC is used in applications that draw large output currents, the power-supply line is subject to fluctuations. Therefore, capacitors with capacitances adequate to stabilize the power-supply voltage must be connected between the V_{CC} pin and ground. If diodes are inserted in the power-supply line to prevent IC destruction due to reverse power supply connection, since this makes the power-supply voltage even more subject to fluctuations, even larger capacitors will be required.

14. Ground Lines

The signal system ground and the output system ground must be separated and a single ground point must be taken at the connector. Since the output system ground carries large currents, this ground line must be made as short as possible.

Output system ground ... Ground for R_{f} and the output diodes

Signal system ground ... Ground for the IC and the IC external components

15. V_{REG} Pin

If a motor drive system is formed from a single power supply, the V_{REG} pin (pin 33) can be used to create the powersupply voltage (about 6.3 V) for this IC. The V_{REG} pin is a shunt regulator and generates a voltage of about 7 volts by passing a current through an external resistor. A stable voltage can be generated by setting the current to value in the range 1 to 7 mA. The external transistors must have current capacities of at least 80 mA (to cover the I_{CC} + Hall bias current + output current <source> requirements) and they must have voltage handling capacities in excess of the motor power-supply voltage. Since the heat generated by these transistor may be a problem, heat sinks may be required depending on the packages used. If the IC power-supply voltage (4.4 to 7.0 V) is provided from an external circuit, apply that voltage directly to the V_{CC} pin(pin 32). In that case, the V_{REG} pin must either be left open or connected to ground.

16. FG Amplifier

Normally, the FG amplifier is used to construct a filter amplifier such as that shown in the application circuit to reject noise. Since a Schmitt comparator is connected after the FG amplifier, applications must set the amplification so that the amplifier output amplitude is at least 250 mV p-p. (However, a setting that results in an amplitude of 1 to 3 V p-p during steady-state rotation is desirable.) The capacitor connected between the FG_{IN}+ pin (pin 15) and ground is required for bias voltage stabilization and to generate the initial reset pulse for the internal logic. The reset pulse is generated in the time it takes for the FG_{IN}+ pin to go from 0 to about 1.3 V.

17. Integrating Amplifier

The integrating amplifier integrates the speed error pulses and the phase error pulses and converts them to a speed command voltage. At the same time it also sets the control loop gain and frequency characteristics using external components. The integrating amplifier output (pin 1) is normally connected to the TOC pin (pin 44) by an external line. Separating the integrating amplifier output and the PWM control circuit allows applications to switch the integrating amplifier constants using an external operational amplifier, analog switch, or other circuit. This is useful in applications that require integration constant switching due to a wide range of variability in the motor speeds that must be provided.

18. VCO Filter Amplifier

The VCO filter amplifier converts the VCO system PLL output to the VCO voltage. The amplifier input resistor (about 10 k Ω) is built in. Therefore, the gain and the frequency characteristics are set by the feedback resistor and the feedback capacitor. Since the range of frequency variation supported becomes narrower as the gain is reduced, it is desirable to set the gain of this amplifier to be 1 or higher.

19. Startup Techniques

If the motor is started and stopped repeatedly over a short period, the charge accumulated on the integrating amplifier's external capacitor may become a problem. (This can result in abnormal speed overshooting at startup and other problems.) The circuit shown below can be effective at resolving this problem.



Pin Functions

Pin No.	Pin	Functions	Equivalent circuit
1	INT _{OUT}	Integrating amplifier output (speed control)	V _{CC} 20KΩ 20KΩ
2	INT _{IN}	Integrating amplifier inverting input	<u>Vcc</u> 30kΩ≸ 200Ω
43	INTREF	Integrating amplifier noninverting input (a potential of 1/2 V _{CC})	
3	D _{OUT}	Speed discriminator output Outputs a low level for over speed. Acceleration \rightarrow high, deceleration \rightarrow low	VCC 3 407285
4	P _{OUT}	Speed control system PLL output Outputs the phase comparison result for 1/2 f _{CLK} and 1/2 f _{FG} .	VCC (((((((((((((
5	LD	Speed lock detection output Open collector output Goes low when the motor speed is within the speed lock range (±6.25%).	VCC 5 5 A07287

Pin No.	Pin	Functions	Equivalent circuit
6	BR	Brake control (short braking operation) Low: 0 to 1.5 V High: 4.0 V to V_{CC} An open state functions as a high-level input. Low for start, high or open for brake mode operation. The hysteresis is about 0.45 V.	Vcc
7	F/R	Forward/reverse control Low: 0 to 1.5 V High: 4.0 V to V_{CC} An open state functions as a high-level input. Low for forward, high or open for reverse rotation. The hysteresis is about 0.45 V.	V _{CC} 63kΩ 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
8	CLK	External clock signal input Low: 0 to 1.5 V High: 4.0 V to V_{CC} An open state functions as a high-level input. The hysteresis is about 0.45 V. f = 10 kHz, maximum	V _{CC} 63kΩξ 63kΩξ 8 407290
9	S/S	Start/stop control Low: 0 to 1.5 V High: 4.0 V to V _{REG} An open state functions as a high-level input. Low for start, high or open for stop mode operation. The hysteresis is about 0.45 V.	<u>Vcc</u> 63кΩ 9 <i>т</i> <i>т</i> <i>t</i> <i>t</i> <i>t</i> <i>t</i> <i>t</i> <i>t</i> <i>t</i> <i>t</i> <i>t</i> <i>t</i>
10	N1	Speed discriminator count switching Low: 0 to 1.5 V High: 4.0 V to V_{CC} An open state functions as a high-level input. The hysteresis is about 0.45 V.	

Pin No.	Pin	Functions	Equivalent circuit
11	N2	Speed discriminator count switching Low: 0 to 1.5 V High: 4.0 V to V _{CC} An open state functions as a high-level input. The hysteresis is about 0.45 V.	V _{CC} 63kΩ 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 200Ω 11 1 7 7 7 293
12	FGS _{OUT}	FG amplifier output (after the Schmitt circuit) This is an open collector output.	
13	FG _{OUT}	FG amplifier output This pin is connected to the FG Schmitt comparator circuit internally in the IC.	VCC () () () () () () () () () ()
14	FG _{IN} -	FG amplifier inverting input	
15	FG _{IN} +	FG amplifier noninverting input (1/2 V _{CC} potential) An initial reset is applied to the logic circuit block by connecting an external capacitor (of about 0.1 μF) between the FGIN+ pin and ground.	$\begin{array}{c} V_{CC} \\ \hline FG \text{ reset circuit} \\ \hline 15 \\ \hline 20k\Omega \\ \hline 15 \\ \hline 20k\Omega \\ \hline 15 \\ \hline 10 \\$
16 to 18 38 to 40	GND	Ground connections These pins are all connected internally to the frame.	

Pin No.	Pin	Functions	Equivalent circuit
19 20 21 22 23 24	IN1* IN1- IN2* IN2- IN3* IN3-	Hall inputs High is defined as $IN^* > IN^-$, and low as the opposite. An amplitude of 100 mV p-p (differential) or more is desirable in the Hall signals. Connect capacitors between the IN^* and IN^- pins if noise on the Hall signals causes problems.	
25	RF	Output current detection Connect a resistor between this pin and ground. The output limitation maximum current, I _{OUT} , is set to be 0.52/R _f by this resistor.	V _{CC}
26 28 30	UL VL WL	This IC implements duty control using output signal PWM. These are open collector sink outputs.	V _{CC} 26 (28) (30) (77) 77 77 77 A07299
27 29 31	UH VH WH	Outputs (Fixed current source outputs)	V _{CC} (27)(29)(31) 2KΩξ 177 407300
32	V _{CC}	Power-supply voltage Connect a capacitor between this pin and ground for power supply stabilization.	

Pin No.	Pin	Functions	Equivalent circuit
33	V _{REG}	7-V shunt regulator output	200Ω 33 4 4 7 7 7 7 7 7 7 7 7 33 8 7 7 7 7 7 7 7 7
34	CR	PWM oscillator frequency setting	V _{CC}
35	CROCK	Reference signal oscillator connection. This oscillator is used by the motor constraint detection circuit, the clock disconnection protection circuit, and other circuits. A protection operation time of about 2.1 seconds can be set up by connecting a capacitor of about 0.047 µF between this pin and ground.	V _{CC}
36	R	Setting for the charge current used for the VCO circuit C pin Connect a resistor between this pin and ground. The value of that resistor must not be lower than 2.7 k Ω .	<u>Vcc</u> + 200Ω 36
37	С	VCO oscillator connection. This pin sets the VCO frequency. Connect a capacitor between this pin and ground. Set the value of the capacitor so that the oscillator frequency does not exceed 1 MHz.	V _{CC}

Pin No.	Pin	Functions	Equivalent circuit
41	FILO	VCO filter amplifier output This pin is connected to the VCO circuit internally in the IC.	VCC 200Ω VCO input (41) 407306
42	FILı	VCO filter amplifier inverting input This pin is connected through a 10-k Ω resistor internally in the IC to the VCO system PLL output.	$\begin{array}{c} V_{CC} \\ 43k\Omega \lessapprox \\ 20k\Omega \lessapprox \\ m m m m m m m m m m m m m m m m m m$
44	TOC	Torque command input This pin is normally connected to the INT_{OUT} pin. When the TOC voltage falls, the UL, VL, and WL PWM duties are increased. Do not apply a voltage in excess of V _{CC} - 0.5 V. (An input from a normal operational amplifier is desirable.)	V _{CC} CR oscillation signals Δ07308

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1997. Specifications and information herein are subject to change without notice.