INTRODUCTION

KS0079 is a dot matrix LCD driver & controller LSI which is fabricated by low power CMOS technology. It can display 2, or 4 lines $\,$ with 5 \times 8 dots format.

FUNCTIONS

- Character type dot matrix LCD driver & controller
- Internal driver : 34 common and 120 segment signal output
- Easy interface with 4-bit or 8-bit MPU
- ullet 5 imes 8 dot matrix possible
- Voltage converter for LCD drive voltage: 13 V max (2 times / 3 times)
- Automatic power on reset

FEATURES

- Internal Memory
 - Character Generator ROM (CGROM) : 9,600 bits (240 characters \times 5 \times 8 dot)
 - Character Generator RAM (CGRAM) : 64×8 bits (8 characters \times 5×8 dot)
 - Icon RAM (CGRAM) : 16 × 8 bits (80 icons max.)
 - Display Data RAM (DDRAM) : 96×8 bits (96 characters max.)
- Low power operation
 - Power supply voltage range : 2.7 5.5 V (VDD)
 - LCD Drive voltage range : 3.0 13.0 V (VDD V5)
- CMOS process
- Duty cycle : 1/33 (refer to Table 1.)
- Internal oscillator with an external resistor
- Bare chip available


Table 1. Programmable duty cycles

5-dot font width

Display Line	Duty Ratio	Single-chip Oper	ration
Numbers		Displayable characters	Possible icons
2	1/33	2 lines of 48 characters	80
4	1/33	4 lines of 24 characters	80




BLOCK DIAGRAM





PAD CONFIGURATION





PAD LOCATION

PAD	PAD	COOR	DINATE	PAD	PAD	COOR	DINATE	PAD	PAD	COORE	DINATE	PAD	PAD	COORI	DINATE
NO.	NAME	Х-	Υ-	NO.	NAME	Х-	Y-	NO.	NAME	X-	Y-	NO.	NAME	Х-	Y-
1	SEG42	-2504	3540	24	SEG 19	-2504	665	47	COM13	-2504	-2322	70	DB0	-500	-4119
2	SEG 41	-2504	3415	25	SEG18	-2504	540	48	COM14	-2504	-2447	71	DB1	-375	-4119
3	SEG 40	-2504	3290	26	SEG 17	-2504	415	49	COM15	-2504	-2572	72	DB2	-250	-4119
4	SEG 39	-2504	3165	27	SEG16	-2504	290	50	COM16	-2504	-2697	73	DB3	-125	-4119
5	SEG 38	-2504	3040	28	SEG 15	-2504	165	51	COM25	-2504	-2822	74	DB4	0	-4119
6	SEG 37	-2504	2915	29	SEG14	-2504	40	52	COM26	-2504	-2947	75	DB5	125	-4119
7	SEG 36	-2504	2790	30	SEG13	-2504	-84	53	COM27	-2504	-3072	76	DB6	250	-4119
8	SEG 35	-2504	2665	31	SEG12	-2504	-209	54	COM28	-2504	-3197	77	DB7	375	-4119
9	SEG 34	-2504	2540	32	SEG11	-2504	-334	55	COM 29	-2504	-3322	78	Vci	500	-4119
10	SEG 33	-2504	2415	33	SEG 10	-2504	-459	56	COM30	-2504	-3447	79	C2	625	-4119
11	SEG 32	-2504	2290	34	SEG 9	-2504	-584	57	COM31	-2504	-3572	80	C1	750	-4119
12	SEG 31	-2504	2165	35	SEG 8	-2504	-709	58	COM32	-2504	-3697	81	VSS2	875	-4119
13	SEG 30	-2504	2040	36	SEG 7	-2504	-834	59	COM33	-2504	-3822	82	V5OUT2	1000	-4119
14	SEG 29	-2504	1915	37	SEG 6	-2504	-959	60	VDD	-1750	-4119	83	V5OUT3	1125	-4119
15	SEG 28	-2504	1790	38	SEG 5	-2504	-1 084	61	OSC2	-1625	-4119	84	V5	1250	-4119
16	SEG 27	-2504	1665	39	SEG 4	-2504	-1 209	62	OSC1	-1500	-4119	85	V4	1375	-4119
17	SEG 26	-2504	1 4 15	40	SEG 3	-2504	-1 334	63	RESET	-1375	-4119	86	V3	1500	-4119
18	SEG 25	-2504	1 4 25	41	SEG 2	-2504	-1 459	64	TEST2	-1250	-4119	87	V2	1625	-4119
19	SEG 24	-2504	1290	42	SEG 1	-2504	-1 584	65	TEST1	-1125	-4119	88	V1	1750	-4119
20	SEG 23	-2504	1165	43	COM9	-2504	-1822	66	VSS1	-1000	-4119	89	COM24	2504	-3822
21	SEG 22	-2504	1040	44	COM 10	-2504	-1947	67	RS	-875	-4119	90	COM23	2504	-3697
22	SEG 21	-2504	915	45	COM11	-2504	-2072	68	RW	-750	-4119	91	COM22	2504	-3572
23	SEG 20	-2504	790	46	COM 12	-2504	-2197	69	Е	-625	-4119	92	COM21	2504	-3447



PAD COORDINATE CONTINUED

PAD	PAD	COORI	DINATE	PAD	PAD	COOR	DINAT	PAD	PAD	COORE	DINATE	PAD	PAD	COORE	DINATE
NO.	NAME	Х-	Y-	NO.	NAME	Х-	Y-	NO.	NAME	Х-	Y-	NO.	NAME	Х-	Υ-
93	COM20	2504	-3322	116	SEG 110	2504	-334	139	SEG 87	2504	2540	162	SEG 64	437	4119
94	COM19	2504	-3197	117	SEG 109	2504	-209	140	SEG 86	2504	2665	163	SEG 63	312	4119
95	COM18	2504	-3072	118	SEG 108	2504	-84	141	SEG 85	2504	2790	164	SEG 62	187	4119
96	COM17	2504	-2947	119	SEG 107	2504	40	142	SEG 84	2504	2915	165	SEG 61	62	4119
97	COM8	2504	-2822	120	SEG 106	2504	165	143	SEG 83	2504	3040	166	SEG 60	-62	4119
98	COM7	2504	-2697	121	SEG 105	2504	290	144	SEG 82	2504	3165	167	SEG 59	-187	4119
99	COM6	2504	-2572	122	SEG 104	2504	415	145	SEG 81	2504	3290	168	SEG 58	-312	4119
100	COM5	2504	-2 447	123	SEG 103	2504	540	146	SEG 80	2504	3415	169	SEG 57	-437	4119
101	COM4	2504	-2322	124	SEG 102	2504	665	147	SEG 79	2504	3540	170	SEG 56	-562	4119
102	COM3	2504	-2197	125	SEG 101	2504	790	148	SEG 78	2187	4119	171	SEG 55	-687	4119
103	COM2	2504	-2072	126	SEG 100	2504	915	149	SEG 77	2062	4119	172	SEG 54	-812	4119
104	COM1	2504	-1947	127	SEG99	2504	104	150	SEG 76	1937	4119	173	SEG 53	-937	4119
105	COM0	2504	-1822	128	SEG98	2504	116	151	SEG 75	1812	4119	174	SEG 52	-1062	4119
106	SEG 120	2504	-1 584	129	SEG97	2504	129	152	SEG 74	1687	4119	175	SEG 51	-1187	4119
107	SEG 119	2504	-1 459	130	SEG 96	2504	141	153	SEG 73	1562	4119	176	SEG 50	-1312	4119
108	SEG 118	2504	-1 334	131	SEG 95	2504	154	154	SEG 72	1437	4119	177	SEG 49	-1 437	4119
109	SEG 117	2504	-1 209	132	SEG 94	2504	166	155	SEG 71	1312	4119	178	SEG 48	-1562	4119
110	SEG 116	2504	-1 084	133	SEG93	2504	179	156	SEG 70	1187	4119	179	SEG 47	-1687	4119
111	SEG 115	2504	-959	134	SEG 92	2504	191	157	SEG 69	1062	4119	180	SEG 46	-1812	4119
112	SEG 114	2504	-834	135	SEG 91	2504	204	158	SEG 68	937	4119	181	SEG 45	-1937	4119
113	SEG 113	2504	-709	136	SEG 90	2504	216	159	SEG 67	812	4119	182	SEG 44	-2062	4119
114	SEG 112	2504	-584	137	SEG 89	2504	229	160	SEG 66	687	4119	183	SEG 43	-2187	4119
115	SEG 111	2504	-459	138	SEG 88	2504	241	161	SEG 65	562	4119				



PAD DESCRIPTION

PAD (NO)	INPUT/	NAME	DESCRIPTION	INTERFACE
	OUTPUT			
VDD (60)			for logical circuit(+3V,+5V)	
VSS1,VSS2	-		0V(GND)	
(66,81)				
V1-V5		Power supply	Bias voltage level for LCD driving.	Power supply
(88-84)				
Vci (78)	Input		Input voltage to the voltage converter to generate LCD drive voltage(Vci = 1.0 -4.5V).	
SEG1-SEG120 (1-42, 106-183)	Output	Segment output	Segment signal output for LCD drive.	LCD
COM0-COM33 (105-89, 43-59)	Output	Common output	Common signal output for LCD drive.	LCD
OSC1,OSC2	Input	Oscillator	When use internal oscillator, connect external	External
(61,62)	(OSC1),		Rf resistor.	resistor/oscillator
	Output		If external clock is used, connect it to OSC1.	(OSC1)
	(OSC2)			
C1,C2 (80,79)	Input	External	To use the voltage converter(2 times /3 times),	External
		capacitance input	these pins must be connected to the external capacitance.	capacitance
RESET (63)	Input	Reset pin	Initialized to Low	-
TEST1 (65)	Input	Test pin	When TEST1="High", Test mode	-
			When TEST1="Low", Normal operation mode	
			This pin must be set to Vss	
V5OUT2(82)	Output	Two times	The value of Vci is converted two times. To	V5
		converter	use three times converter, the same capacitance as that of C1-C2 should be	capacitance
		output	connected here.	
V5OUT3(83)		Three times	The value of Vci is converted three times.	V5
		converter		
		output		



PAD DESCRIPTION (continued)

PAD (NO)	INPUT/	NAME	DESCRIPTION	INTERFACE
	OUTPUT			
TEST2 (64)	Input	Test pin	When TEST2= "High": Normal mode When TEST2= "Low": Test mode This pin must be set to VDD	-
RS (67)	Input	Register select	Register selection input. In RS = "High", Data register is selected. In RS = "Low", Instruction register is selected.	MPU
RW (68)	Input	Read_write	Read/write selection input. In RW= "High", read operation. When RW = "Low", write operation.	MPU
E (69)	Input	Read_write enable	Read; write enable signal.	MPU
DB0-DB3 (70-73)	Input. Output	Data bus 0-7	In 8-bit bus mode, used as low order bi- directional data bus. During 4-bit bus mode, open these pins.	MPU
DB4-DB7 (74-77)			In 8-bit bus mode, used as high order bi- directional data bus. In case of 4-bit bus mode, used as both high and low order. DB7 used for Busy Flag output.	MPU



FUNCTION DESCRIPTION

System Interface

This chip has all two kinds interface type with MPU: 4-bit bus and 8-bit bus.

4-bit bus and 8-bit bus is selected by DL bit in the instruction register.

During read or write operation, two 8-bit registers are used. one is data register (DR), the other is instruction register(IR).

The data register(DR) is used as temporary data storage place for being written into or read from DDRAM/CGRAM target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically.

Hence, after MPU reads DR data, the data in the next DDRAM/CGRAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM automatically.

The Instruction register(IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction

To select register, use RS input pin in 4-bit/8-bit bus mode.

Table 2. Various kinds of operations according to RS and R/W bits.

RS	R/W	Operation
0	0	Instruction Write operation (MPU writes Instruction code into IR)
0	1	Read Busy flag(DB7) and address counter (DB0 - DB6)
1	0	Data Write operation (MPU writes data into DR)
1	1	Data Read operation (MPU reads data from DR)

Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High(Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not High.



Display Data RAM (DDRAM)

DDRAM stores display data of maximum 96 x 8 bits (96 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number. (refer to Fig-1.)




Fig-1. DDRAM Address

① 5-dot 2 line display

In the case of 2 line display with 5-dot font, the address range of DDRAM is 00H - 2FH, 40H - 6FH. (refer to Fig-2)




Fig-2. 2-line X 48ch. display (5-dot font width)



2 5-dot 4 line display

In the case of 4 line display with 5-dot font, the address range of DDRAM is 00H - 17H, 20H - 37H, 40H - 57H, 60H - 77H. (refer to Fig-3)




Fig-3. 4-line X 24ch. display (5-dot font width)



Timing Generation Circuit

Timing generation circuit generates clock signals for the internal operations.

Address Counter (AC)

Address Counter(AC) stores DDRAM/CGRAM address, transferred from IR.

After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through DB0; DB6

Cursor/Blink Control Circuit

It controls cursor/blink ON/OFF and black/white inversion at cursor position.

LCD Driver Circuit

LCD Driver circuit has 34 common and 120 segment signals for LCD driving.

Data from CGRAM/CGROM is transferred to 120-bit segment latch serially, which is stored to 120-bit shift latch.

When each common is selected by 34-bit common register, segment data also output through segment driver from 120-bit segment latch.

In case of 2-line or 4-line mode, COM0-COM33 have 1/33 duty ratio. COM0 (COM33) makes the data of CGRAM (Icon RAM) enable to display icons.



KS0079

CGROM (Character Generator ROM)

CGROM has 5 X 8-dot 240 character pattern. (refer to Table 3) Table 3. CGROM Character Code Table



CGRAM (Character Generator RAM)

1) 5x8 dot Character pattern

By writing font data to CGRAM, user defined character can be used. (Refer to Table 4) Pattern 7 and pattern 8 to CGRAM can be used in common by CGRAM and IconRAM. But CGRAM and IconRAM is used exclusively to pattern 7 or pattern 8 of CGRAM. CGRAM has up to 5 X 8-dot 6 \sim 8 characters.

Table 4. Relationship between Character Code(DDRAM) and Character Pattern(CGRAM)

(hara	cter	Cod	e(DD	RAM	data	1)		CG	RAM a	addro	ess				C	GRAM	data	a			Pattern
D7	D6	D5	D4	D3	D2	D1	DO	A5	A4	A3	A2	A1	A0	P 7	P6	P5	P4	P3	P2	P1	PO	number
0	0	0	0	Х	0	0	0	0	0	0	0	0	0	X	Х	Х	0	ç	ç	ç	0	pattern 1
				1							0	0	1		1		¨ç	0	0	0	ç	
											0	1	0				"ç	0	0	0	ç	
											0	1	1				ç	ç	ç	ç	ç	
											1	0	0				ç	0	0	0	ç	
											1	0	1				ç	0	0	0	ç	
											1	1	0				ç	0	0	0	¨ç	
				-						l	1	1	1		١		0	0	0	0	0	
									:			:					:	:				:
0	0	0	0	Х	1	1	0	1	1	0	0	0	0	X	X	X	0	ç	"ç	ç	0	pattern 7
				1							0	0	1		١		ç	0	0	0	ç	
											0	1	0				ç	0	0	0	0	
											0	1	1				ç	0	ç	ç	ç	
											1	0	0				ç	0	0	0	¨ç	
											1	0	1				ç	0	0	0	¢	
											1	1	0				0	ç	ç	¢	¢	
											1	1	1				0	0	0	0	0	
0	0	0	0	X	1	1	1	1	1	1	0	0	0	X	X	X	"ç	0	0	0	"ç	pattern 8
											0	0	1				ç	0	0	0	ç	
											0	1	0				ç	0	0	0	ç	
											0	1	1				ç	ç	ç	ç	"ç	
											1	0	0				¢	0	0	0	ç	
											1	0	1				¢	0	0	0	ç	
											1	1	0				¢	0	0	0	ç	
				-					1		1	1	1				0	0	0	0	0	



CGRAM (Icon RAM)

CGRAM(Icon RAM) has segment control data and segment pattern data. COM0(COM33) makes the data of CGRAM(Icon RAM) enable to display icons. Its lower 5-bits are pattern data. (Refer to Table 5 and Fig-4)

Table 5. Relationship between CGRAM (Icon RAM) address and display pattern

		CG	RAM	add	ress			С	GRAM	1 data	displa	ay patt	ern			
									5-	-dot fo	nt wic	dth				
А	5	A4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0		
	1	1	0	0	0	0	х	Χ	Χ	S76	S77	S78	S79	S80		1
	1	1	0	0	0	1	х	Х	Х	S71	S72	S73	S74	S75		
	1	1	0	0	1	0	х	Х	Х	S66	S67	S68	S 69	S70		
	1	1	0	0	1	1	х	Χ	Χ	S61	S62	S63	S64	S65		
	1	1	0	1	0	0	х	Х	Х	S56	S57	S58	S59	S60		CGRAM
	1	1	0	1	0	1	х	Х	Х	S51	S52	S53	S54	S55		PATTERN 7
	1	1	0	1	1	0	х	Х	Х	S46	S47	S48	S49	S50		
	1	1	0	1	1	1	х	Х	Х	S41	S42	S43	S44	S45	Π÷	J
	1	1	1	0	0	0	х	Х	Х	S36	S37	S38	S39	S40	\neg	1
	1	1	1	0	0	0	х	Х	Х	S31	S32	S33	S34	S35		
	1	1	1	0	0	1	х	Х	Х	S26	S27	S28	S29	S30		
	1	1	1	0	1	1	х	Х	Х	S21	S22	S23	S24	S25		
	1	1	1	1	0	0	х	Х	Х	S16	S17	S18	S19	S20		
	1	1	1	1	0	1	х	Х	Х	S11	S12	S13	S14	S15		CGRAM PATTERN 8
	1	1	1	1	1	0	х	Х	Х	S6	S7	S8	S9	S10		ATLAN
	1	1	1	1	1	1	х	Х	Х	S1	S2	S3	S4	S5	$\prod \dot{-}$	J

1. S1 - S80 : Icon pattern ON/OFF in 5-dot font width.

2. "X" : Don't care






Fig-4. Relationship between CGRAM (Icon RAM) and segment display



INSTRUCTION DESCRIPTION

OUTLINE

To overcome the speed difference between internal clock of KS0079 and MPU clock, KS0079 performs internal operation by storing control information to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus. (refer to Table 6) Instruction can be divided largely four kinds,

- (1) KS0079 function set instructions (set display methods, set data length, etc.)
- (2) address set instructions to internal RAM
- (3) data transfer instructions with internal RAM
- (4) others

The address of internal RAM is automatically increased or decreased by 1.

* Note: During internal operation, Busy Flag (DB7) is read High. Busy Flag check must precede the next instruction. When you make a MPU program with checking the Busy Flag(DB7), it must be necessary 1/2Fosc for executing the next instruction by falling E signal after the Busy Flag(DB7) goes to "Low".



(1) INSTRUCTION DESCRIPTION

Table 6. Instruction Set

Instruction				lı	nstru	ction	Code	!			Description	Execution Time
	RS	R/W	DB7	DB6	DB5	DB4	DB3 I	DB2	DB1 I	DB0		(fosc = 270 kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM. and set DDRAM address to "00H" from AC.	1.53ms
Return Home	0	0	0	0	0	0	0	0	1	Х	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Assign cursor moving direction. I/D = "1": increment, I/D = "0": decrement and display shift enable bit. S = "1": make entire display shift of all lines during DDRAM write. S = "0":display shift disable	39µs
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Set display/cursor/blink on/off D = "1" : display on, D = "0" : display off, C = "1" : cursor on, C = "0" : cursor off, B = "1" : blink on, B = "0" : blink off.	39μs
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	х	х	Cursor or display shift. S/C = "1" : display shift, S/C = "0" : cursor shift, R/L = "1" : shift to right, R/L = "0" : shift to left.	39µs
Function Set	0	0	0	0	1	DL	N	Х	Х	Х	Set interface data length (DL = "1" : 8-bit, DL = "0" : 4-bit), numbers of display line when (N = "1" : 4-line, N = "0" : 2-line).	39µs



(Table 6. continued)

Instruction				In	struc	tion C	Code					Description	Execution Time
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DI	В0		(fosc = 270 kHz)
Set CGRAM Address	0	0	0	1	AC:	5 AC4	4 AC3	3 AC2	2 AC	1 A	C0	Set CGRAM address in address counter.	39μs
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	ΑC	00	Set DDRAM address in address counter.	39μs
Read Busy flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	1 A	C0	Can be known whether during internal operation or not by reading BF. The contents of address counter can also be read. BF = "1": busy state, BF = "0": ready state.	0µs
Write Data	1	0	D7	D6	D5	D4	D3	D2	D1		\Box	Write data into internal RAM (DDRAM / CGRAM).	43μs
Read Data	1	1	D7	D6	D5	D4	D3	D2	D1		D0	Read data from internal RAM (DDRAM / CGRAM).	43μs

^{*} Note: 1. When an MPU program with Busy Flag(DB7) checking is made, 1/2 fosc is necessary for executing the next instruction by the "E" signal after the Busy Flag (DB7) goes to "Low".



^{2. &}quot;X" Don't care

1) Display Clear

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, hence, bring the cursor to the left edge on first line of the display. Entry mode is set to increment mode (I/D="1")

2) Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	X

Return Home is cursor return home instruction.

Set DDRAM address to "00H" into the address counter. Return cursor to its original

site and return display to its original status, if shifted.

Contents of DDRAM does not change.

3) Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO
0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display. I/D : Increment / decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1. When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

When S = "High", after DDRAM write, the entire display of all lines is shifted to the right (I/D="0") or to the left (I/D="1"). But it will seem as if the cursor does not move. When S="Low", or DDRAM read, or CGRAM read/write operation, shift of entire display is not performed.



^{*} CGRAM operates the same as DDRAM, when read from or write to CGRAM.

4) Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1 bit register.

D : Display ON/OFF control bit

When D = "High", entire display is turned on.
When D = "Low", display is turned off, but display data is remained in DDRAM.

C: Cursor ON/OFF control bit

When C = "High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register remains its data.

B: Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position. If fosc has 270 kHz frequency, blinking has 370 ms interval. When B = "Low", blink is off.

5) Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO	
0	0	0	0	0	1	S/C	R/L	-	-	

Without writing or reading of display data, shift right/left cursor position or display.

This instruction is used to correct or search display data.(Refer to Table 7)

During 2-line mode display, cursor moves to the 2nd line after 48th digit of 1st line.

In 4-line mode, cursor moves to the next line, only after every 24th digit of the current line. Note that display shift is performed simultaneously in all the line.

When displayed data is shifted repeatedly, each line shifted individually.

When display shift is performed, the contents of address counter are not changed.

Table 7. Shift patterns according to S/C and R/L bits

S/C	R/L	Operation				
0	0 Shift cursor to the left, ADDRESS COUNTER is decreased by 1					
0	1	Shift cursor to the right, ADDRESS COUNTER is increased by 1				
1	0	Shift all the display to the left, cursor moves according to the display				
1	1	Shift all the display to the right, cursor moves according to the display				



KS0079

6) Function Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB 1	DB0	
0	0	0	0	1	DL	N	X	X	X	Ī

DL : Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. Hence, DL is a signal to select

8-bit or 4-bit bus mode.

In 4-bit bus mode, it is required to transfer 4-bit data by two times.

N : Display line number control bit

When N = "Low", it means 2-line display mode.
When N = "High", 4-line display mode is set.

7) Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO	
0	0	0	1	AC5	AC4	AC3	AC2	AC1	ACO	

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

8) Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	ACO

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

In 2-line display mode (N=0) DDRAM address in the 1st line is from "00H" to "2FH", and DDRAM address in the 2nd line is from "40H" to 6FH".

In 4-line display mode (N=1), DDRAM address is from "00H" to "17H" in the 1st line, from "20H" to "37H" in the 2nd line, from "40H" to "57H" in the 3rd line and from "60H" to "77H" in the 4th line.



9) Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether KS0079 is in internal operation or not. If the resultant BF is High, the internal operation is in progress and you have to wait until BF to be Low, which by then the next instruction can be performed. In this instruction you can read the value of address counter.

10) Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO	
1	0	D7	D6	D5	D4	D3	D2	D1	DO	I

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, CGRAM is set by the previous address set instruction: DDRAM address set, CGRAM address set.

RAM set instruction can also determines the AC direction to RAM.

After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

11) Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO	
1	1	D7	D6	D5	D4	D3	D2	D1	DO	

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, as the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, the correct RAM data can be from the second, but the first data would be incorrect, as there is no time margin to transfer RAM data. In DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction: it also transfer RAM data to output data register.

After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.



^{*} In case of RAM write operation, AC is increased/decreased by 1 as in read operation after this. In this time, AC indicates the next address position, but you can read only the previous data can only be read by read instruction.

INTERFACE WITH MPU

KS0079 can transfer data in bus mode (4-bit or 8-bit) with MPU. Hence, both types of 4 or 8-bit MPU can be used. In case of 4-bit bus mode, data transfer is performed by twice to transfer 1 byte data.

(1) When interfacing data length are 4-bit, only 4 ports, from DB4 to DB7, are used as data bus. At first higher 4-bit (in case of 8-bit bus mode, the contents of DB4 - DB7) are transferred, and then lower 4-bit (in case of 8-bit bus mode, the contents of DB0 - DB3) are transferred. So transfer is performed by twice. Busy Flag outputs "High" after the second transfer is ended.

(2) When interfacing data length are 8-bit, transfer is performed at a time through 8 ports, from DB0 to DB7.



Interface with MPU in Bus Mode

1) Interface with 8-bit MPU

If 8-bit MPU is used, KS0079 can connect directly with that. In this case, port E, RS, R/W and DB0 to DB7 need to interface each other. Example of timing sequence is shown below.




Fig 5. Example of 8-bit Bus Mode Timing Sequence

2) Interface with 4-bit MPU

If 4-bit MPU is used, KS0079 can connect directly with this.

In this case, port E, RS, R/W and DB4 to DB7 need to interface each other. The transfer is performed by twice. Example of timing sequence is shown below.





Fig-6. Example of 4-bit Bus Mode Timing Sequence




APPLICATION INFORMATION ACCORDING TO LCD PANEL

1) LCD Panel: 48 character x 2 line format





2) LCD Panel : 24 character x 4 line format





INITIALIZING

1) Initializing by Internal Reset Circuit

When the power is turned on, KS0079 is initialized automatically by power on reset circuit. During the initialization, the following instructions are executed, and BF(Busy Flag) is kept "High" (busy state) to the end of initialization.

① Display Clear instruction Write "20H" to all DDRAM

② Set Functions instruction

DL = 1 : 8-bit bus mode

N = 0 : 2-line display mode

③ Control Display ON/OFF instruction

D = 0 : Display OFF

C = 0 : Cursor OFF

B = 0 : Blink OFF

Set Entry Mode instruction

I/D = 1 : Increment by 1

S = 0 : No entire display shift


2) Initializing by Hardware RESET input

When RESET pin = "Low", KS0079 can be initialized like the case of power on reset. During the power on reset operation, this pin is ignored.




INITIALIZING BY INSTRUCTION

1) 8-bit interface mode






2) 4-bit interface mode





FRAME FREQUENCY

1/33 duty cycle




1-line selection period	120 clocks
Frame frequency	68.2Hz

* fosc = 270 kHz (1 clock = 3.7μs)




POWER SUPPLY FOR DRIVING LCD PANEL

1) When an external power supply is used



2) When an internal booster is used



- * 1. Boosted output voltage should not exceed the maximum value (13 V) of the LCD driving voltage. Especially, a voltage of over 4.3V should not be input to the reference voltage (Vci) when boosting three times.
 - 2. A voltage of over 5.5V should not be input to the reference voltage (Vci) when boosting
 - 3. The value of resistance, according to the number of lines, duty ratio and the bias, is shown below. (Refer to Table 8)

Table 8. Duty Ratio and Power Supply for LCD Driving

Item		Data
Number of I	ines	2 or 4
Duty ratio)	1/33
Bias		1/6.7
Divided resistance	R	R
	R0	2.7R



MAXIMUM ABSOLUTE RATE

Characteristic	Symbol	Value	Unit
Power Supply Voltage (1)	V_{DD}	-0.3 to +7.0	V
Power Supply Voltage (2)	V_{LCD}	V _{DD} -15.0 to V _{DD} +0.3	V
Input Voltage	V _{IN}	-0.3 to V _{DD} +0.3	V
Operating Temperature	T _{OPR}	-30 to +85	°C
Storage Temperature	T _{STG}	-55 to +125	°C

^{*} Voltage greater than above may damage to the circuit (VDD \geq V1 \geq V2 \geq V3 \geq V4 \geq V5)



ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(VDD = 2.7V \text{ to } 5.5V, Ta=-30 \text{ to } +85\,^{\circ}C)$

Characteristic	Symbol	(Condition	Min	Тур	Max	Unit
Operating Voltage	V_{DD}	-		2.7	-	5.5	V
Supply Current	I _{DD}	Internal oscilla	ation or external clock.	-	0.15	0.3	mA
		(V _{DD} =3.0	0V,fosc=270KHz)				
Input Voltage (1)	V _{IH1}		-	0.7V _{DD}	-	V_{DD}	
(Except OSC1)	V _{IL1}	V _D	_D =2.7 to 3.0	-0.3	-	0.2V _{DD}	-
		V _D	_D =3.0 to 5.5	-0.3	-	0.6	
Input Voltage (2)	V _{IH2}		-	0.7V _{DD}	-	V_{DD}	V
(OSC1)	V _{IL2}		-	-	-	0.2V _{DD}	
Output Voltage (1)	V _{OH1}	lo	_{DH} =-0.1mA	0.75V _{DD}	-	-	V
(DB0 to DB7)	V _{OL1}	Ic	_{DL} =0.1 mA	-	-	0.2V _{DD}	
Output Voltage(2)	V _{OH2}	1	I _O =-40 μA	0.8V _{DD}	-	-	V
(except DB0 to DB7)	V _{OL1}		I _O =40 μA	-	-	0.2V _{DD}	
Voltage Drop	Vd _{COM}	lo	o= ±0.1mA	-	-	1	V
	Vd _{SEG}			-	-	1	
Input Leakage Current	I _{IL}	VII	N=0V to V _{DD}	-1	-	1	μΑ
Low Input Current	I _{IN}	V _{IN} =0V, V _{DD} =3V		-10	-50	-120	
		(PULL UP)					
Internal Clock	fosc	Rf=91kΩ ±2%		190	270	350	kHz
(external Rf)			(V _{DD} =5V)				
External Clock	f _{EC}			125	270	410	kHz
	duty		-		50	55	%
	t _R , t _F				-	0.2	μs
Voltage Converter Out2	V _{OUT2}	Ta = 25 °C, C=1μF,		-3.0	-4.2	-	V
(Vci = 4.5V)		$I_{OUT} = 0.25mA$,					
Voltage Converter Out3	V _{OUT3}	f _{osc} =270kHz		-4.3	-5.1	-	
(Vci = 2.7V)							
Voltage Converter Input	Vci		-		-	4.5	V
LCD Driving Voltage	V_{LCD}	V _{DD} -V5	V _{DD} -V5 1/6.7 Bias		-	13.0	



AC Characteristics

 $(V_{DD} = 4.5 \text{ to } 5.5 \text{V}, \text{ Ta}=-30 \text{ to } +85^{\circ}\text{C})$

Mode	Item	Symbol	Min	Тур	Max	Unit
	E Cycle Time	tc,	500	-	-	
	E Rise / Fall Time	t _R , t _F	-	-	20	
	E Pulse Width (High, Low)	tw	230	-	-	ns
(1) Write Mode	R/W and RS Setup Time	tsu1	40	-	-	
(refer to Fig-7)	R/W and RS Hold Time	t _H 1	10	-	-	
	Data Setup Time	tsu2	60	-	-	
	Data Hold Time	t _H 2	10	-	-	
	E Cycle Time	tc	500	-	-	
	E Rise / Fall Time	t_R, t_F	-	-	20	
	E Pulse Width (High, Low)	tw	230	-	-	ns
(2) Read Mode	R/W and RS Setup Time	tsu	40	-	-	
(refer to Fig-8)	R/W and RS Hold Time	t _H	10	-	-	
	Data Output Delay Time	t _D	=	-	160	
	Data Hold Time	t _{DH}	5	-	-	



AC Characteristics (continued)

 $(V_{DD}=2.7 \text{ to } 4.5 \text{V}, \text{Ta}=-30 \text{ to } +85\,^{\circ}\text{C})$

Mode	Item	Symbol	Min	Тур	Max	Unit
	E Cycle Time	tc,	1000	-	-	
	E Rise / Fall Time	t _R , t _F	-	-	25	
	E Pulse Width (High, Low)	tw	450	-	-	ns
(4) Write Mode	R/W and RS Setup Time	tsu1	60	-	-	
(refer to Fig-7)	R/W and RS Hold Time	th1	20	-	-	
	Data Setup Time	tsu2	195	-	-	
	Data Hold Time	t _H 2	10	-	-	
	E Cycle Time	tc	1000	-	-	
	E Rise / Fall Time	t _R ,t _F	-	-	25	
	E Pulse Width (High, Low)	tw	450	-	-	ns
(5) Read Mode	R/W and RS Setup Time	tsu	60	-	-	
(refer to Fig-8)	R/W and RS Hold Time	t _H	20	-	-	
	Data Output Delay Time	t _D	-	-	360	
	Data Hold Time	t _{DH}	5	-	-	



Reset Timing

(V_{DD} = 2.7 to 5.5V, Ta = -30 to +85 $^{\circ}$ C)

Item	Symbol	Min	Тур	Max	Unit
Reset low level width	t _{RES}	10	-	-	ms
(Refer to Fig-9)					




Fig-9. Reset Timing Diagram






Fig-7. Write Mode




Fig-8. Read Mode

