DM7280/DM8280(S8280/N8280)presettable decade counter DM7281/DM8281(S8281/N8281)presettable binary counter DM7288/DM8288(S8288/N8288) presettable ÷ 12 counter

general description

The counters in this series are four-bit monolithic subsystems containing a divide-by-two counter with one ciock input and a second counter with a second clock input. The two clock inputs and the other logic functions provided will implement a wide variety of counter and storage register functions. Functionally equivalent to the 8280, 8281 and 8288, these counters were implemented with Series 54/74 technology. Key features include:

- Series 54/74 compatible
- Two clock inputs for additional flexibility
- Strobed parallel-entry capability
- Reset inputs common to all stages
- Typical toggle rates to 45 MHz
- Typical power dissipation of 130 mW.
- Direct-coupled stages.

The DM7280/DM8280 counter operates as a divideby-two and divide-by-five counter with no external connections. When the A output is connected to the Clock 2 input, it counts in the familiar BCD mode. The bi-quinary mode is obtained by connecting the D output to the Clock 1 input while applying the clock to the Clock 2 input. This produces a square-wave output at f/10 on the A output that is particularly useful in frequency synthesizers. The DM7281/DM8281 is a 2,2,4,8 counter when operated with two clock inputs and no external connections. It is a 2,4,8,16 counter when the A output is connected to the Clock 2 input. Thus, it may be used as a divide-by-two, -eight, or -sixteen counter.

The DM7288/DM8288 consists of divide-by-two and divide-by-six counters. For divide-by-twelve operation, output A is connected to the Clock 2 input.

Counting is performed on the negative-going edge of the clock pulse in all three types. The divideby-two stages may be toggled at up to 45 MHz, typical, approximately twice the maximum frequency of the Clock 2 input.

All three have parallel inputs which may be used to set the corresponding outputs to desired states. The parallel input logic levels are transferred to the outputs when the strobe line is placed at the logical "0" level. An "0" on the reset line will place all four outputs in the "0" state.

The register-storage function can be obtained by using the strobed parallel-entry capability. Data to be stored is entered by the method indicated above and retained on the outputs holding both clock inputs at logical "1" (V_{CC}). The register may be reloaded with a new parallel entry and strobe operation or cleared by the reset line.

connection diagrams

