

CY7C1484BV25

72-Mbit (2 M × 36) Pipelined DCD Sync SRAM

Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250 MHz
- Registered inputs and outputs for pipelined operation
- Optimal for performance (double cycle deselect)
- Depth expansion without wait state
- 2.5 V core power supply (V_{DD})
- 2.5 V I/O supply (V_{DDQ})
- Fast clock to output times
 3.0 ns (for 250 MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- CY7C1484BV25 available in JEDEC-standard Pb-free 100-pin TQFP package
- "ZZ" sleep mode option

Functional Description

The CY7C1484BV25 SRAM integrates 2 M × 36 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive edge triggered Clock Input (CLK). The synchronous inputs include <u>all</u> addresses, all data inputs, address pipelining <u>Chip</u> Enable (\overline{CE}_1), depth expansion <u>Chip</u> Enables (\overline{CE}_2 and \overline{CE}_3), <u>Burst</u> Control inputs (ADSC, ADSP, <u>and</u> ADV), Write Enables (\overline{BW}_X and \overline{BWE}), and Global <u>Write</u> (\overline{GW}). Asynchronous inputs include the Output Enable (\overline{OE}) and the ZZ pin.

Addresses and chip enables are registered at the rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle. This part supports byte write operations (see Pin Definitions on page 5 and Truth Table on page 8 for more information). Write cycles can be one to <u>four</u> bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register, which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.


Selection Guide

Description	250 MHz	Unit
Maximum Access Time	3.0	ns
Maximum Operating Current	450	mA
Maximum CMOS Standby Current	120	mA

198 Champion Court



Logic Block Diagram – CY7C1484BV25





CY7C1484BV25

Contents


Pin Configurations	4
Pin Definitions	5
Functional Overview	6
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	6
Single Write Accesses Initiated by ADSC	6
Burst Sequences	6
Sleep Mode	7
Interleaved Burst Address Table	
(MODE = Floating or VDD)	7
Linear Burst Address Table (MODE = GND)	7
ZZ Mode Electrical Characteristics	7
Truth Table	8
Truth Table for Read/Write	9
Maximum Ratings	10
Operating Range	10
Electrical Characteristics	10

Capacitance	. 11
Thermal Resistance	. 11
AC Test Loads and Waveforms	. 11
Switching Characteristics	. 12
Switching Waveforms	. 13
Ordering Information	. 17
Ordering Code Definitions	. 17
Package Diagrams	. 18
Acronyms	
Document Conventions	. 19
Units of Measure	. 19
Document History Page	. 20
Sales, Solutions, and Legal Information	. 21
Worldwide Sales and Design Support	. 21
Products	.21
PSoC Solutions	. 21



Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout





Pin Definitions

Pin Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. A1:A0 are fed to the 2-bit counter.
<u>BW</u> _A , <u>BW</u> _{B,} BW _C , BW _D	Input- Synchronous	Byte Write Select Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, Active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW _X and BWE).
BWE		Byte Write Enable Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock Input. Captures all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and CE_3 to select or deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_3 to select or deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃	Input- Synchronous	Chip Enable 3 Input, Active LOW . Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and CE_2 to select or deselect the device. CE_3 is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the I/O pins. When LOW, the I/ <u>O</u> pins behave as outputs. When deasserted HIGH, DQ pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK, Active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE ₁ is deasserted HIGH.
ADSC		Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ "Sleep" Input, Active HIGH. When asserted HIGH, places the device in a non time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQs, DQPs		Bidirectional Data I/O Lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tri-state condition.
V _{DD}	Power Supply	Power Supply Inputs to the Core of the Device.
V _{SS}	Ground	Ground for the Core of the Device.
V _{SSQ} ^[1]	I/O Ground	Ground for the I/O Circuitry.
V _{DDQ}	I/O Power Supply	Power Supply for the I/O Circuitry.



Pin Definitions (continued)

Pin Name	I/O	Description
MODE	Input- Static	Selects Burst Order. When tied to GND, selects linear burst sequence. When tied to V _{DD} or left floating, selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode Pin has an internal pull up.
NC	_	No Connects. Not internally connected to the die
NC(144M, 288M, 576M, 1G)	_	These Pins are Not Connected. They are used for expansion to the 144M, 288M, 576M, and 1G densities.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1484BV25 supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486[™] processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable and is determined by sampling the MODE input. Accesses are initiated with either the ADSP or ADSC. The ADV input controls address advancement through the burst sequence. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

<u>Byte</u> write operations are qualified with the <u>Byte</u> Write Enable (BWE) and Byte Write Select (BW_X) inputs. GW overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Synchronous Chi<u>p</u> Selects \overline{CE}_1 , CE_2 , \overline{CE}_3 , and an asynchronous Output Enable (<u>OE</u>) provide easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE₁ is HIGH. The address presented to the address inputs is stored into the address advancement logic and the address register while being presented to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate to the input of the data bus within t_{co} if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state; its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the OE signal controls the outputs. Consecutive single read cycles are supported.

The CY7C1484BV25 is a double cycle deselect part. After the <u>SRAM</u> is <u>deselected</u> at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately after the next clock rise.

Single Write Accesses Initiated by ADSP

This access is initiated when both the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW and (2) chip

Document Number: 001-75258 Rev. *A

select is asserted active. The address presented is loaded into the address register and the address advancement logic <u>while</u> <u>being</u> delivered to the memory core. The write signals (\overline{GW} , \overline{BWE} , and \overline{BW}_X) and \overline{ADV} inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If \overline{GW} is asserted LOW on the second clock rise, the data presented to the DQ_x inputs is written into the corresponding address location in the memory core. If \overline{GW} is HIGH, then the \overline{BWE} and \overline{BW}_{X} signals control the write operation. The CY7C1484BV25 provides byte write capability that is described in the Truth Table for Read/Write on page 9. Asserting \overline{BWE} with the selected Byte Write input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self timed write mechanism is provided to simplify the write operations.

Because the CY7C1484BV25 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ inputs. Doing so tri-states the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BW_X) are asserted active to conduct a write to the desired byte(s). ADSC triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQ_X is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self timed write mechanism is provided to simplify the write operations.

Because the CY7C1484BV25 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ_X inputs. Doing so tri-states the output drivers. As a safety precaution, DQ_X are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1484BV25 provides a 2-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed



specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting ADV LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is asynchronous. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The <u>device must be deselected before entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.</u>

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	_	120	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2 V	2t _{CYC}	-	ns
t _{ZZI}	ZZ Active to sleep current	This parameter is sampled	-	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns





Truth Table

The truth table for CY7C1484BV25 follows. ^[2, 3, 4, 5, 6]

Operation	Address Used	CE ₁	CE_2	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	Н	L	Х	Х	Х	L–H	Tri-State
Sleep Mode, Power Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

2.

3.

- 4.
- The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle. 5.

On the write cycle.
 On the write cycle.
 On the write cycle.
 Out a synchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Truth Table for Read/Write

The read/write truth table for CY7C1484BV25 follows. ^[7, 8]

Function	GW	BWE	BWD	BW _C	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – $(DQ_A \text{ and } DQP_A)$	Н	L	Н	Н	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – $(DQ_D \text{ and } DQP_D)$	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Notes

7. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
8. Table includes only a partial listing of the byte write combinations. Any combination of BW_X is valid. Appropriate write is based on which byte write is active.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65 °C to +150 °C
Ambient Temperature with Power Applied
Supply Voltage on V_{DD} Relative to GND–0.5 V to +3.6 V
Supply Voltage on V_{DDQ} Relative to GND –0.5 V to +V_{DD}
DC Voltage Applied to Outputs in Tri-State–0.5 V to V_{DDQ} + 0.5 V

DC Input Voltage	–0.5 V to V _{DD} + 0.5 V
Current into Outputs (LOW)	
Static Discharge Voltage (MIL-STD-883, Method 3015)	>2001 V
Latch Up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C	2.5 V – 5% /	2.5 V – 5% to
Industrial	–40 °C to +85 °C	+ 5%	V _{DD}

Electrical Characteristics

Over the Operating Range

Parameter ^[9, 10]	Description Test Conditions			Min	Max	Unit
V _{DD}	Power Supply Voltage			2.375	2.625	V
V _{DDQ}	I/O Supply Voltage	For 2.5 V I/O		2.375	V _{DD}	V
V _{OH}	Output HIGH Voltage	For 2.5 V I/O, I _{OH} = -1.0 mA		2.0	-	V
V _{OL}	Output LOW Voltage	For 2.5 V I/O, I _{OL} = 1.0 mA		_	0.4	V
V _{IH}	Input HIGH Voltage ^[9]	For 2.5 V I/O		1.7	V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage ^[9]	For 2.5 V I/O		-0.3	0.7	V
IX	Input Leakage Current except ZZ and MODE	$GND \leq V_I \leq V_{DDQ}$		-5	5	μA
	Input Current of MODE	Input = V _{SS}		-30	-	μA
		Input = V _{DD}		_	5	μΑ
	Input Current of ZZ	Input = V _{SS}		-5	-	μΑ
		Input = V _{DD}		_	30	μA
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disabled		-5	5	μΑ
I _{DD} ^[11]	V _{DD} Operating Supply Current	V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	4.0 ns cycle, 250 MHz	-	450	mA
I _{SB1}	Automatic CE Power Down Current—TTL Inputs	$ \begin{aligned} &V_{DD} = Max, \mbox{ Device Deselected}, \\ &V_{IN} \geq V_{IH} \mbox{ or } V_{IN} \leq V_{IL}, \\ &f = f_{MAX} = 1/t_{CYC} \end{aligned} $	4.0 ns cycle, 250 MHz	-	200	mA
I _{SB2}	Automatic CE Power Down Current—CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0	4.0 ns cycle, 250 MHz	_	120	mA
I _{SB3}	Automatic CE Power Down Current—CMOS Inputs		4.0 ns cycle, 250 MHz	-	200	mA
I _{SB4}	Automatic CE Power Down Current—TTL Inputs	$\label{eq:VDD} \begin{array}{l} V_{DD} = Max, \ Device \ Deselected, \\ V_{IN} \geq V_{IH} \ or \ V_{IN} \leq V_{IL}, \ f = 0 \end{array}$	4.0 ns cycle, 250 MHz	-	135	mA

Notes

- 9. Overshoot: $V_{IL(AC)} < V_{DD} + 1.5 V$ (pulse width less than $t_{CYC}/2$). Undershoot: $V_{IL(AC)} > -2 V$ (pulse width less than $t_{CYC}/2$). 10. Power up: assumes a linear ramp from 0 V to $V_{DD(minimum)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$. 11. The operation current is calculated with 50% read cycle and 50% write cycle.



Capacitance

Parameter ^[12]	Description	Test Conditions	100-pin TQFP Package	Unit
C _{ADDRESS}	Address Input Capacitance	T _A = 25 °C, f = 1 MHz, V _{DD} = 2.5 V, V _{DDQ} = 2.5 V	6	pF
C _{DATA}	Data Input Capacitance		5	pF
C _{CTRL}	Control Input Capacitance		8	pF
C _{CLK}	Clock Input Capacitance		6	pF
C _{IO}	Input/Output Capacitance		5	pF


Thermal Resistance

Parameter ^[12]	Description	Test Conditions	100-pin TQFP Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per	24.63	°C/W
Θ ^{JC}	Thermal resistance (junction to case)	EIA/JESD51.	2.28	°C/W

AC Test Loads and Waveforms



2.5 V I/O Test Load



Note 12. Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range

Parameter ^[13, 14]	Description		250 MHz	
Parameter [10, 11]			Max	- Unit
t _{POWER}	V _{DD} (typical) to the First Access ^[15]	1	-	ms
Clock	•	·		
t _{CYC}	Clock Cycle Time	4.0	-	ns
t _{CH}	Clock HIGH	2.0	-	ns
t _{CL}	Clock LOW	2.0	-	ns
Output Times				
t _{CO}	Data Output Valid After CLK Rise	-	3.0	ns
t _{DOH}	Data Output Hold After CLK Rise	1.3	-	ns
t _{CLZ}	Clock to Low Z [16, 17, 18]	1.3	-	ns
t _{CHZ}	Clock to High Z [16, 17, 18]	-	3.0	ns
t _{OEV}	OE LOW to Output Valid	-	3.0	ns
t _{OELZ}	OE LOW to Output Low Z ^[16, 17, 18]	0	-	ns
t _{OEHZ}	OE HIGH to Output High Z ^[16, 17, 18]	-	3.0	ns
Setup Times	•	·		
t _{AS}	Address Setup Before CLK Rise	1.4	-	ns
t _{ADS}	ADSC, ADSP Setup Before CLK Rise	1.4	-	ns
t _{ADVS}	ADV Setup Before CLK Rise	1.4	-	ns
t _{WES}	GW, BWE, BW _X Setup Before CLK Rise	1.4	-	ns
t _{DS}	Data Input Setup Before CLK Rise	1.4	-	ns
t _{CES}	Chip Enable Setup Before CLK Rise	1.4	-	ns
Hold Times				
t _{AH}	Address Hold After CLK Rise	0.4	-	ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.4	-	ns
t _{ADVH}	ADV Hold After CLK Rise	0.4	-	ns
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.4	-	ns
t _{DH}	Data Input Hold After CLK Rise	0.4	-	ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.4	-	ns

Notes

Notes


Timing reference level is 1.25 V when V_{DDQ} = 2.5 V.
Timing reference level is 1.25 V when V_{DDQ} = 2.5 V.


Test conditions shown in (a) of Figure 2 on page 11 unless otherwise noted.
This part has an internal voltage regulator; t_{POWER} is the time that the power is supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.
t_{CHZ}, t_{CLZ}, t_{CLZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 2 on page 11. Transition is measured ±200 mV from steady-state voltage.
At any supplied voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z before Low Z under the same system conditions.

18. This parameter is sampled and not 100% tested.



Switching Waveforms






Note 19. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, CE_2 is LOW, or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)



Notes

20. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, CE_2 is LOW, or \overline{CE}_3 is HIGH. 21. Full width write is initiated by either GW LOW; or by GW HIGH, BWE LOW, and \overline{BW}_X LOW.



Switching Waveforms (continued)





Figure 5. Read/Write Cycle Timing ^[22, 23, 24]

Notes

- 22. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, CE_2 is LOW, or \overline{CE}_3 is HIGH. 23. The data bus (Q) remains in High Z following a write cycle unless a new read access is initiated by ADSP or ADSC. 24. GW is HIGH.



Switching Waveforms (continued)



Notes 25. Device must be deselected when entering ZZ mode. See Truth Table on page 8 for all possible signal conditions to deselect the device. 26. DQs are in High Z when exiting ZZ sleep mode.




Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
250	CY7C1484BV25-250AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial


Ordering Code Definitions






Package Diagrams







1. JEDEC STD REF MS-026

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MDLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 m) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS

51-85050 *D





Acronyms

Acronym	Description		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
EIA	electronic industries alliance		
I/O	input/output		
JEDEC	joint electron devices engineering council		
OE	output enable		
SRAM	static random access memory		
TQFP	thin quad flat pack		
TTL	transistor-transistor logic		

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Document Title: CY7C1484BV25, 72-Mbit (2 M × 36) Pipelined DCD Sync SRAM Document Number: 001-75258					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	3489504	01/10/2012	GOPA	New data sheet.	
*A	3756097	09/27/2012	PRIT	Changed status from Preliminary to Final.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-75258 Rev. *A

Revised September 27, 2012

All products and company names mentioned in this document may be the trademarks of their respective holders.