National Semiconductor

COP420L/COP421L/COP422L/COP320L/COP321L/ COP322L Single-Chip N-Channel Microcontrollers

General Description

The COP420L, COP421L, COP422L, COP320L, COP321L, and COP322L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. These controller oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP421L and COP422L are identical to the COP420L, but with 19 and 15 I/O lines, respectively, instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.

The COP320L, COP321L, and COP322L are exact functional equivalents, but extended temperature range versions, of the COP420L, COP421L, and COP422L respectively.

Features

- Low cost
- Powerful instruction set
- 1k x 8 ROM, 64 x 4 RAM
- 23 I/O lines (COP420L)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 16 µs instruction time
- Single supply operation (4.5V-6.3V)
- Low current drain (9 mA max)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRE™ compatible serial I/O
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
 Software/hardware compatible with other members of COP400 family
- Extended temperature range device— COP320L/COP321L/COP322L (-40°C to +85°C)



COP420L/COP421L/COP422L

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin Relative to GND	-0.5V to +10V
Ambient Operating Temperature	0°C to + 70°C
Ambient Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

Power Dissipation	
COP420L/COP421L	0.75W at 25°C
	0.4W at 70°C
COP422L	0.65W at 25°C
	0.3W at 70°C
Total Source Current	120 mA
Total Sink Current	120 mA
Absolute maximum ratings indic	ate limits beyond which

damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}C \le T_A \le +70^{\circ}C$, $4.5V \le V_{CC} \le 6.3V$ unless otherwise noted

Parameter	Conditions	Min	Max	Units
Standard Operating Voltage (V_{CC})	(Note 1)	4.5	6.3	v
Power Supply Ripple	Peak to Peak		0.5	V
Operating Supply Current	All Inputs and Outputs Open		9	mA
Input Voltage Levels				
CKI Input Levels				
Crystal Input (\div 32, \div 16, \div 8)	· · · · ·	1		
Logic High (V_{IH}) $V_{CC} = Max$		3.0		V
Logic Hign (V _{IH}) Vac $= 5V + 5\%$		20		V
$V_{\rm CC} = 5V \pm 5\%$		-0.3	04	v
Schmitt Trigger Input $(\div 4)$		0.0	0.4	
Logic High (Viu)		0.7 Vcc		V
		-0.3	0.6	v
RESET Input Levels	Schmitt Trigger Input			
Logic High		0.7 V _{CC}		v
Logic Low		-0.3	0.6	v
SO Input Level (Test Mode)	(Note 3)	2.0	2.5	v
All Other Inputs				
Logic High	V _{CC} = Max	3.0)	v
Logic High	with TTL Trip Level Options	2.0] .	v
Logic Low	Selected, $V_{CC} = 5V \pm 5\%$	-0.3	0.8	v
Logic High	with High Trip Level Options	3.6	[v
Logic Low	Selected	-0.3	1.2	<u>v</u>
Input Capacitance			7	pF
Hi-Z Input Leakage		-1	+1	μА
Output Voltage Levels				
LSTTL Operation	$V_{\rm CC} = 5V \pm 10\%$			
Logic High (V _{OH})	l _{OH} =25 μA	2.7		v
Logic Low (V _{OL})	I _{OL} = 0.36 ma		0.4	<u>v</u>
CMOS Operation (Note 2)	$V_{CC} = 4.5V$		1	
Logic High	l _{OH} = −10 μA	V _{CC} -1	1	V V
Logic Low	$I_{OL} = +10 \mu A$	l	0.2	V

Note 1: V_{CC} voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

Note 2: TRI-STATE and LED configurations are excluded.

Note 3: SO output "0" level must be less than 0.8V for normal operation.

C Electrical Characteris	IICS $0^{\circ}C \le T_A \le +70^{\circ}C, 4.5V \le V_C$	$c_{\rm C} \le 6.3$ V unless	otherwise noted	(Continued)
Parameter	Conditions	Min	Max	Units
Output Current Levels				
Output Sink Current				
So and SK Outputs (IOD)	$V_{CC} = 0.3V, V_{OL} = 0.4V$	0.9		mA
$L_0 - L_7$ Outputs and Standard	$V_{CC} = 6.3V, V_{OL} = 0.4V$	0.4		mA
$G_0 - G_3$, $D_0 - D_3$ Outputs (I_{OL})	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4		mA
G_0-G_3 and D_0-D_3 Outputs with	$V_{\rm CC} = 6.3V, V_{\rm OL} = 1.0V$	11		mA
High Current Options (I _{OL})	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7.5		mA
G_0-G_3 and D_0-D_3 Outputs with Very High Current Options (I.e.)	$V_{CC} = 6.3V, V_{OL} = 1.0V$	22		mA m∆
CKI (Single-Pin BC Oscillator)	$V_{CC} = 4.5V, V_{CL} = 1.5V$	2		mΔ
CKO	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2		mA
Output Source Current				
Standard Configuration,	$V_{\rm CC} = 6.3 V, V_{\rm OH} = 2.0 V$	-75	-480	μA
All Outputs (I _{OH})	$V_{\rm CC} = 4.5V, V_{\rm OH} = 2.0V$	-30	-250	μΑ
Push-Pull Configuration	$V_{CC} = 6.3V, V_{OH} = 2.4V$	-1.4		mA mA
	ACC - 4:24' AOH - 1:04	-1.2		
Outputs, Low Current	$V_{CC} = 6.0V, V_{OH} = 2.0V$	- 1.5	- 13	mA
Driver Option (I _{OH})				
LED Configuration, Lo-L7				
Outputs, High Current	$V_{\rm CC} = 6.0V, V_{\rm OH} = 2.0V$	-3.0	-25	mA
TRI-STATE Configuration	$V_{00} = 6.3 V V_{00} = 3.2 V$	-08		m۵
$L_0 - L_7$ Outputs, Low	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9		mA
Current Driver Option (IOH)				
TRI-STATE Configuration,	$V_{CC} = 6.3V, V_{OH} = 3.2V$	-1.6		mA
Lo-L7 Outputs, High Current Driver Option (Iou)	$V_{\rm CC} = 4.5V, V_{\rm OH} = 1.5V$	-1.8		mA
Input Load Source Current	$V_{CC} = 5.0V$	-10	- 140	щА
CKO Output				
RAM Power Supply Option	$V_{R} = 3.3 V$		3.0	mA
Power Requirement				
TRI-STATE Output Leakage		-2.5	+ 2.5	μA
Total Sink Current Allowed				
All Outputs Combined			120	mA
			120	mA mA
				mA
L3-L0 All Other Pine		1	15	mA
Total Source Current Allowed		<u> </u>		111/4
All 1/O Combined			120	m۵
			60	mA
_,, La-Lo		ł	60	mA
Each L Pin		}	30	mA
All Other Pins		}	1.5	mA

COP420L/COP421L/COP422L/COP320L/COP321L/COP322L

COP320L/COP321L/COP322L

Absolute Maximum Ratings

	•
Voltage at Any Pin Relative to GND	-0.5V to +10V
Ambient Operating Temperature	-40°C to +85°C
Ambient Storage Temperature	-65°C to + 150°C
Lead Temperature (Soldering, 10 sec.)	300°C
Power Dissipation	
COP320L/COP321L	0.75W at 25°C
	0.4W at 70°C
	0.25W at 85°C
COP322L	0.65W at 25°C
	0.20W at 70°C

Total Source Current Total Sink Current 120 mA 120 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ}C \le T_A \le +85^{\circ}C$, $4.5V \le V_{CC} \le 5.5V$ unless otherwise noted

Parameter	Conditions	Min	Max	Units
Standard Operating Voltage (V _{CC})	(Note 1)	4.5	5.5	v
Power Supply Ripple	Peak to Peak		0.5	v
Operating Supply Current	All Inputs and Outputs Open		11	mA
Input Voltage Levels				
CKI Input Levels				
Crystal Input		20		
Logic High $(V_{H}) V_{CC} = Max$ Logic High (V_{H})		3.0		v .
$V_{CC} = 5V \pm 5\%$		2.2		v
Logic Low (VIL)		-0.3	0.3	v
Schmitt Trigger Input			1	}
Logic High (V _{IH})		0.7 V _{CC}		v
Logic Low (V _{IL})		-0.3	0.4	v
RESET Input Levels	Schmitt Trigger Input		•	
Logic High		0.7 V _{CC}		V
Logic Low		-0.3	0.4	l v
SO Input Level (Test Mode)	(Note 3)	2.2	2.5) v
All Other Inputs				l
Logic High	V _{CC} = Max	3.0		l v
Logic High	with TTL Trip Level Options	2.2		l v
Logic Low	Selected, $V_{CC} = 5V \pm 5\%$	-0.3	0.6	v
Logic High	with High Trip Level Options	3.6		v
Logic Low	Selected	-0.3	1.2	v
Input Capacitance			7	pF
Hi-Z Input Leakage		-2	+2	μΑ
Output Voltage Levels				
LSTTL Operation	$V_{CC} = 5V \pm 10\%$			
Logic High (V _{OH})	l _{OH} = −20 μA	2.7		v
Logic Low (V _{OL})	l _{OL} ≈ 0.36 mA		0.4	<u>v</u>
CMOS Operation (Note 2)	$V_{CC} = 4.5V$			
Logic High	$I_{OH} = -10 \mu A$	V _{CC} -1		V V
Logic Low	$I_{OL} = +10 \mu A$		0.2	V

Note 1: V_{CC} voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

Note 2: TRI-STATE and LED configurations are excluded.

Note 3: SO output "0" level must be less than 0.6V for normal operation.

COP320L/COP321L/COP322L

 $\begin{array}{l} \textbf{DC Electrical Characteristics} \\ -40^\circ C \leq T_A \leq +85^\circ C, 4.5 V \leq V_{CC} \leq 5.5 V \text{ unless otherwise noted (Continued)} \end{array}$

	Conditions	Min	Max	Units
Output Current Levels				
Output Sink Current		10		
SO and SK Outputs (IOD)	$V_{CC} = 5.5V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	0.8		mA
Lo-Lz Outputs and Standard	$V_{CC} = 5.5V, V_{CL} = 0.4V$	0.4		mA
G_0-G_3 and D_0-D_3 Outputs (I_{OL})	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4		mA
G_0-G_3 and D_0-D_3 Outputs with	$V_{CC} = 5.5V, V_{OL} = 1.0V$	9		mA
High Current Options (I _{OL})	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7		mA
G_0-G_3 and D_0-D_3 Outputs with Very High Current Options (I _{O1})	$V_{CC} = 5.5V, V_{OL} = 1.0V$ $V_{CC} = 4.5V, V_{OL} = 1.0V$	18 14		mA mA
CKI (Single-Pin RC Oscillator)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2		mА
ско	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2		mA
Output Source Current				
Standard Configuration,	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-55	-600	μΑ
All Outputs (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 2.0V$	-28	-350	μΑ
Push-Pull Configuration	$V_{CC} = 5.5V, V_{OH} = 2.0V$ $V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.1		mA mA
ED Configuration Lo-La	$V_{CC} = 4.00, V_{CH} = 1.00$	-14	-17	mA
Outputs, Low Current	$V_{CC} = 5.5V_1 V_{OH} = 2.0V$	-0.7	- 15	mA
Driver Option (I _{OH})				1
LED Configuration, $L_0 - L_7$	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-2.7	34	mA
Outputs, High Current Driver Option (I _{OH})	$V_{\rm CC} = 5.5 V, V_{\rm OH} = 2.0 V$	-1.4	-30	mA
TRI-STATE Configuration,	V _{CC} = 5.5V, V _{OH} = 2.7V	-0.6		mA
L ₀ –L ₇ Outputs, Low Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9		mA
TRI-STATE Configuration,	V _{CC} = 5.5V, V _{OH} = 2.7V	-1.2		mA
L ₀ –L ₇ Outputs, High Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8	1	mA
Input Load Source Current	V _{CC} = 5.0V	-10	-200	μΑ
CKO Output				
RAM Power Supply Option Power Requirement	V _R = 3.3V		4.0	mA
TRI-STATE Output Leakage		e .	L.C.	
Current	· · · · · · · · · · · · · · · · · · ·	-5	+5	μη
Total Sink Current Allowed)	
All Outputs Combined			120	mA
D, G Ports			120	mA
L7-L4			.4	` mA
L3-L0			4	mA
All Other Pins		·····	1.5	mA
Total Source Current Allowed				
All I/O Combined		1	120	mA
L7-L4		1 . 1	60	mA
L3-L0		1	60	[mA
Each L Pin]	30	[mA
All Other Pins		1	1.5	í mA

AC Electrical Characteristics

COP420L/COP421L/COP422L: $0^{\circ}C \le T_A \le +70^{\circ}C$, $4.5V \le V_{CC} \le 6.3V$ unless otherwise noted

COP320L/COP321L/COP322L: $-40^{\circ}C \le T_A \le +85^{\circ}C$, $4.5V \le V_{CC} \le 5.5V$ unless otherwise noted

Parameter	Conditions	Min	Max	Units
Instruction Cycle Time-t _C		16	40	μs
СКІ				
Input Frequency-fi	÷ 32 Mode	0.8	2.0	MHz
	÷ 16 Mode	0.4	1.0	MHz
	÷8 Mode	0.2	0.5	MHz
	÷4 Mode	0.1	0.25	MHz
Duty Cycle		30	60	%
Rise Time	f _l = 2 MHz		120	ns
Fall Time			80	ns
CKI Using RC (÷4)	$R = 56 k\Omega \pm 5\%$	1		
	$C = 100 pF \pm 10\%$	16	28	
			20	μο
Instruction Cycle Time (Note 1)				
CKO as SYNC Input		400		ne
tsync				10
INPUTS:				
1N3-1N0, G3-G0, L7-L0		1		
tSETUP		8.0		μs
t _{HOLD}		1.3		μs
SI				
t SETUP	· · · · · · · · · · · · · · · · · · ·	2.0		μs
tHOLD		1.0		μs
OUTPUT PROPAGATION DELAY	Test Condition:			
	$C_L = 50 \text{ pF}, R_L = 20 \text{ k}\Omega, V_{OUT} = 1.5 \text{V}$			
SO, SK Outputs				
tpd1, tpd0			4.0	μs
All Other Outputs				
tpd1, tpd0			5.6	μs

Note 1: Variation due to the device included.





Functional Description

For ease of reading this description, only COP420L and/or COP421L are referenced; however, all such references apply also to COP320L, COP321L, COP322L, or COP422L.

A block diagram of the COP420L is given in *Figure 1*. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2V). When a bit is reset, it is a logic "0" (less than 0.8V).

PROGRAM MEMORY

Program Memory consists of a 1,024 byte ROM. As can be seen by an examination of the COP420L/421L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.

ROM addressing is accomplished by a 10-bit PC register. Its binary value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10-bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

DATA MEMORY

Data memory consists of a 256-bit RAM, organized as 4 data registers of 16 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions is based upon the 6-bit contents of the operand field of these instructions. The Bd register directly to the D outputs.

INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP420/421L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunctions with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

Four general-purpose inputs, IN3-IN0, are provided.

The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.

The G register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are outputted to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers. For example of additional parallel output capacity see Application #2.

The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN_3-EN_0) .

- The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, *decrementing* its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- 2. With EN₁ set the IN₁ input is enabled as an interrupt input. Immediately following an interrupt, EN₁ is reset to disable further interrupts.
- 3. With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables

the L drivers, placing the L I/O ports in a high-impedance input state.

4. EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected) SO will output the value loaded into EN₃. With EN₀ reset (serial shift register option selected), setting EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0". The table below provides a summary of the modes associated with EN₃ and EN₀.

	Enable Register Modes—Bits EN ₃ and EN ₀					
EN ₃	EN ₀	SIO	SI	SO	SK	
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock If SKL = 0, SK = 0	
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = Clock If SKL = 0, SK = 0	
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1 If SKL = 0, SK = 0	
1	1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1 If SKL = 0, SK = 0	

INTERRUPT

The following features are associated with the IN_1 interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interrupt, once aknowledged as explained below, pushes the next sequential program counter address (PC + 1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC + 1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN₁ is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN1 has been set.
 - 2. A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the IN1 input.
 - 3. A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at address OFF. At the *end* of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be

nested within the interrupt servicing routine since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.

- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than 1 μ s. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC}. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. *Data Memory (RAM) is not cleared upon initialization.* The first instruction at address 0 must be a CLRA.



 $RC \ge 5 \times Power Supply Rise Time$

OSCILLATOR

Crystal

Value

455 kHz

2.097 MHz

R1 (Ω)

4.7k

1k

There are three basic clock oscillator configurations available as shown by Figure 4.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32 (optional by 16 or 8).
- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 32 (optional by 16 or 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply (V_R) or as a general purpose input.
- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply (V_R) or as a general purpose input.

CKO PIN OPTIONS

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin (V_R), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option Is appropriate in applications where the COP420L/421L system timing configuration does not require use of the CKO pin.

RAM KEEP-ALIVE OPTION (Not available on COP422L)

Selecting CKO as the RAM power supply (V_B) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

- 1. RESET must go low before V_{CC} goes below spec during power-off; V_{CC} must be within spec before RESET goes high on power-up.
- 2. During normal operation V_R must be within the operating range of the chip, with (V_{CC} - 1) \leq V_R \leq V_{CC}.
- 3. V_R must be \geq 3.3V with V_{CC} off.

СКО





C2 (pF)

220

6-36

EYTE

Component Values

C1 (pF)

220

30

R2 (Ω)

1M

1M

TL/DD/8825-	
-------------	--

RC Controlled Oscillator

R (kΩ)	C (pF)	Instruction Cycle Time (µs)
51	100	19 ± 15%
82	56	19 ± 13%

360 pF ≥ C ≤ 50 pF

FIGURE 4. COP420L/421L Oscillator

I/O OPTIONS

COP420L/421L outputs have the following optional configurations, illustrated in *Figure 5*:

- a. Standard—an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC} , compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
- b. Open-Drain—an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull—An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L—same as a., but may be disabled. Available on L outputs only.
- e. Open Drain L—same as b., but may be disabled. Available on L outputs only.
- f. LED Direct Drive—an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
- g. TRI-STATE Push-Pull—an enhancement-mode device to ground and V_{CC}. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.

COP420L/COP421L inputs have the following optional configurations:

- h. An on-chip depletion load device to V_{CC}.
- i. A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1–6, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in *Figure 6* for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP420L/421L system.

The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1". The L outputs can be configured as in d., e., f. or g.

An important point to remember if using configuration **d**. or **f**, with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see *Figure 6*, device 2); however, when the L lines are used as inputs, the disabled depletion device *cannot* be relied on to source sufficient current to pull an input to a logic 1.

COP421L

If the COP420L is bonded as a 24-pin device, it becomes the COP421L, illustrated in *Figure 2*, COP420L/421L Connection Diagrams. Note that the COP421L does not contain the four general purpose IN inputs (IN₃–IN₀). Use of this option precludes, of course, use of the IN options and the interrupt feature. All other options are available for the COP421L.

COP422L

If the COP421L is bonded as a 20-pin device, it becomes the COP422L, as illustrated in *Figure 2*. Note that the COP422L contains all the COP421L pins except D_0 , D_1 , G_0 , and G_1 . COP422L also does not allow RAM power supply input as a valid CKO pin option.



TL/DD/8825-9 a. Standard Output



TL/DD/8825-10

b. Open-Drain Output



TL/DD/6825-11 c. Push-Pull Output



d. Standard L Output



TL/DD/8825-15 g. TRI-STATE Push-Pull (L Output)



e. Open-Drain L Output



i. HI-Z Input

TL/DD/8825-16 h. Input with Load FIGURE 5. Output Configurations

INPUT

L-Bus Considerations

False states may be generated on L_0-L_7 during the execution of the CAMQ instruction. The L-ports should not be used as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. the following short program that illustrates this situation.

START:

	CLRA		;ENABLE THE Q
	LEI	4	REGISTER TO L LINES
	LBI	TEST	
	STII	3	
	AISC	12	
LOOP:			
	LBI	TEST	LOAD Q WITH X'C3
	CAMQ		
	TP	LOOP	

In this program the internal Q register is enabled onto the L lines and a steady bit pattern of logic highs is output on L₀, L₁, L₆, L₇, and logic lows on L₂-L₅ via the two-byte CAMQ instruction. Timing constraints on the device are such that the Q register may be temporarily loaded with the second byte of the CAMQ opcode (X'3C) prior to receiving the valid data pattern. If this occurs, the opcode will ripple onto the L lines and cause negative-going glitches on L₀, L₁, L₆, L₇, and positive glitches on L₂-L₅. Glitch durations are under 2 μ s, although the exact value may vary due to data patterns, processing parameters, and L line loading. These false states are peculiar only to the CAMQ instruction and the L lines.







COP420L/COP421L Instruction Set

Table I is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table. Table II provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP410L/411L instruction set.

Symbol	Definition	Symbol	Definition	
INTERN	AL ARCHITECTURE SYMBOLS	INSTRUCTION OPERAND SYMBOLS		
A	4-bit Accumulator	d	4-bit Operand Field, 0-15 binary (RAM Digit	
В	6-bit RAM Address Register		Select)	
Br	Upper 2 bits of B (register address)	r	2-bit Operand Field, 0–3 binary (RAM Register	
Bd	Lower 4 bits of B (digit address)		Select)	
С	1-bit Carry Register	а	10-bit Operand Field, 0–1023 binary (ROM	
D	4-bit Data Output Port		Address)	
EN	4-bit Enable Register	У	4-bit Operand Field, 0-15 binary (Immediate Data)	
G	4-bit Register to latch data for G I/O Port	RAM(s)	Contents of RAM location addressed by s	
IL.	Two 1-bit Latches associated with the INa or	ROM(t)	Contents of ROM location addressed by t	
	IN ₀ inputs			
IN	4-bit Input Port			
L	8-bit TRI-STATE I/O Port	OPERA	TIONAL SYMBOLS	
М	4-bit contents of RAM Memory pointed to by B	+	Plus	
	Register	-	Minus	
PC	10-bit ROM Address Register (program counter)	\rightarrow	Replaces	
Q	8-bit Register to latch data for L I/O Port	\rightarrow	Is exchanged with	
SA	10-bit Subroutine Save Register A	=	Is equal to	
SB	10-bit Subroutine Save Register B	Ā	The ones complement of A	
SC	10-bit Subroutine Save Register C	Ð	Exclusive-OR	
SIO	4-bit Shift Register and Counter	:	Range of values	
SK	Logic-Controlled Clock Output			

TABLE I. COP420L/421L Instruction Set Table Symbols

Instruction Set (Continued)						
Mnemonic	Operand	Hex Code	TAB Machine Language Code (Binary)	LE II. COP420L/421L Instruc Data Flow	tion Set Skip Conditions	Description
ARITHMETIC INSTRUCTIONS						
ASC		30	0011 0000	$A + C + RAM(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD		31	0011 0001	A + RAM(B) → A	None	Add RAM to A
ADT		4A	0100 1010	$A + 10_{10} \rightarrow A$	None	Add Ten to A
AISC	У	5-	0101 y]	$A + y \rightarrow A$	Carry	Add Immediate, Skip on Carry (y \neq 0)
CASC		10	0001 0000	$\overline{A} + RAM(B) + C \longrightarrow A$ Carry $\longrightarrow C$	Carry	Compliment and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 → A	None	Clear A
COMP		40	0100 0000	$\overline{A} \rightarrow A$	None	Ones complement of A to A
NOP		44	0100 0100	None	None	No Operation
RC		32	0011 0010	"0" → C	None	Reset C
SC		22	0010 0010	"1" → C	None	Set C
XOR		02	0000 0010	A⊕RAM(B) → A	None	Exclusive-OR RAM with A
TRANSFER	OF CONT	ROLIN	STRUCTIONS	~~~~~		
JID		FF	1111/1111	ROM (PC _{9:8} , A,M) → PC _{7:0}	None	Jump Indirect (Note 3)
JMP	a	6- 	0110 00 a _{9:8}	a → PC	None	Jump
JP	а		1 <u>a_{6:0}</u> (pages 2,3 only) or	a → PC _{6:0}	None	Jump within Page (Note 4)
			(all other pages)	a → PC _{5:0}		
JSRP	а		10 a _{5:0}	$\begin{array}{rcl} PC+1 & \rightarrow & SA & \rightarrow \\ SB & \rightarrow & SC \\ 0010 & \rightarrow & PC_{9:6} \\ a & \rightarrow & PC_{5:0} \end{array}$	None	Jump to Subroutine Page (Note 5)
JSR	a	6- 	0110 10 a9:8 	$PC + 1 \rightarrow SA \rightarrow$ SB \rightarrow SC a \rightarrow PC	None	Jump to Subroutine
RET		48	0100 1000	$SC \rightarrow SB \rightarrow SA \rightarrow PC$	None	Return from Subroutine
RETSK		49	0100 1001	$SC \rightarrow SB \rightarrow SA \rightarrow PC$	Always Skip on Return	Return from Subroutine then Skip

Instruction Set (Continued)

TABLE II. COP420L/421L Instruction Set (Continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY R	EFERENCE	INSTRU	ICTIONS			
CAMQ		33 3C	0011 0011	$\begin{array}{l} A \rightarrow Q_{7:4} \\ \text{RAM(B)} \rightarrow Q_{3:0} \end{array}$	None	Copy A, RAM to Q
CQMA		33 2C	0011 0011	$Q_{7:4} \rightarrow RAM(B)$ $Q_{3:0} \rightarrow A$	None	Copy Q to RAM, A
LD	r	-5	00 r 0101	RAM(B) → A Br⊕r → Br	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23 	0010 0011 00 r d	$RAM(r,d) \to A$	None	Load A with RAM pointed to directly by r,d
LQID		BF	1011 1111	$\begin{array}{l} ROM(PC_{9:8},A,M) \to Q \\ SB \to SC \end{array}$	None	Load Q Indirect (Note 3)
RMB	0 1 2 3	4C 45 42 43	0100 1100 0100 0101 0100 0010 0100 0011	$\begin{array}{ccc} 0 & \longrightarrow & RAM(B)_0 \\ 0 & \longrightarrow & RAM(B)_1 \\ 0 & \longrightarrow & RAM(B)_2 \\ 0 & \longrightarrow & RAM(B)_3 \end{array}$	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0100 1101 0100 1101 0100 0110 0100 1011	$\begin{array}{l} 1 \rightarrow RAM(B)_0 \\ 1 \rightarrow RAM(B)_1 \\ 1 \rightarrow RAM(B)_2 \\ 1 \rightarrow RAM(B)_3 \end{array}$	None	Set RAM Bit
STII	у	7-	0111 y	$y \rightarrow RAM(B)$ Bd + 1 \rightarrow Bd	None	Store Memory Immediate and Increment Bd
x	r	-6	00 r 0110	RAM(B) ↔ A Br⊕r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23 	0010 0011 10 r d	RAM(r,d) ↔ A	None	Exchange A with RAM pointed to directly by (r,d)
XDS	r	-7	(00 r 0111)	$\begin{array}{l} RAM(B) \longleftrightarrow A \\ Bd - 1 \longrightarrow Bd \\ Br \oplus r \longrightarrow Br \end{array}$	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	[00 r 0100]	$\begin{array}{l} RAM(B) \longleftrightarrow A \\ Bd + 1 \longrightarrow Bd \\ Br \oplus \mathbf{r} \longrightarrow Br \end{array}$	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r

Instruction Set (Continued)						
TABLE II. COP420L/421L Instruction Set (Continued)						
Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
REGISTER REFERENCE INSTRUCTIONS						
CAB		50	0101 0000	$A \rightarrow Bd$	None	Copy A to Bd
CBA		4E	0100 1110	Bd → A	None	Copy Bd to A
LBI	r,d		$\frac{ 00 r (d-1) }{(d=0,9:15)}$	r,d → B	Skip until not an LBI	Load B Immediate with r,d (Note 6)
		33	0011 0011			
			(any d)			
LEI	У	33 6-	0011 0011 0110 y	y → EN	None	Load EN Immediate (Note 7)
XABR		12	0001 0010	$A \longleftrightarrow Br (0, 0 \rightarrow A_3, A_2)$	None	Exchange A with Br
TEST INST	RUCTIONS					
SKC		20	0010 0000		C = "1"	Skip if C is True
SKE		21	0010 0001		A = RAM(B)	Skip If A Equals RAM
SKGZ		33 21	0011 0011		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)
SKGBZ		33	0011 0011	1st byte		Skip if G Bit is Zero
	0	01	0000 0001		G ₀ = 0	
	1	11	0001 0001	2nd byte	$G_1 = 0$	
	2	03	0000 0011		$G_2 = 0$	
	3	13	0001 0011	,	G ₃ = 0	
SKMBZ	0	01	0000 0001		$RAM(B)_0 = 0$	Skip if RAM Bit is Zero
	1	11	0001 0001		$RAM(B)_1 = 0$	
	2	03	0000 0011		$RAM(B)_2 = 0$	
	3	13	0001 0011		$RAM(B)_3 = 0$	
SKT		41	0100 0001		A time-base counter carry has occurred since last test	Skip on Timer (Note 3)

Instruction Set (Continued) TABLE II. COP420L/421L Instruction Set (Continued)						
Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
INPUT/OUT	PUT INSTR	UCTION	S			
ING		33 2A	0011 0011 0011 0010 0010 1010	$G \rightarrow A$	None	Input G Ports to A
ININ		33 28	0011 0011	$IN \rightarrow A$	None	Input IN Inputs to A (Note 2)
INIL		33 29	0011 0011	IL ₃ , CKO, "0", IL ₀ → A	None	Input IL Latches to A (Note 3)
INL		33 2E	0011 0011	$L_{7:4} \rightarrow RAM(B)$ $L_{3:0} \rightarrow A$	None	Input L Ports to RAM, A
OBD		33 3E	0011 0011	$Bd \to D$	None	Output Bd to D Outputs
OGI	У	33 5-	0011 0011 0101 y	y → G	None	Output to G Ports Immediate
OMG		33 3A	0011 0011	RAM(B) → G	None	Output RAM to G Ports
XAS		4F	0100 1111	$A \longleftrightarrow SIO, C \rightarrow SKL$	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A3 indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ instruction is only available on the 28-pin COP420L as the other devices do not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP420L/421L programs.

XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 10-bit word, PC_{9:8}, A, M. PC₉ and PC₈ are not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

Description of Selected Instructions (Continued)

INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, IL3 and IL0 (see Figure 8) and CKO into A. The IL₃ and IL₀ latches are set if a low-going pulse ("1" to "0") has occurred on the IN3 and IN0 inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL3 and IL0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN₃ and IN₀ lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN3-IN0 are input to A upon execution of an ININ instruction. (See Table II, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction. IL latches are not cleared on reset.

LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10-bit word PC9, PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC) and $PC_{7:4}$, RAM(B) \rightarrow PC_{3:0}, leaving PC₉ and PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC \rightarrow SB \rightarrow SA \rightarrow PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB \rightarrow SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB \rightarrow SC). Note the LQID takes two instruction cycle times to execute.





SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction it the tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP420L/421L to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 65 kHz (crystal frequency \div 32) and the binary counter output pulse frequency will be 64 Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

INSTRUCTION SET NOTES

- a. The first word of a COP420L/421L program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, or 15 will access data in the next group of four pages.

Option List

The COP420L/421L mask-programmable options are assigned numbers which correspond with the COP420L pins. The following is a list of COP420L options. When specifying a COP421L chip, Options 9, 10, 19, and 20 must all be set to zero. When specifying a COP422L chip, options 9, 10, 19, and 20 must all be set to zero; options 21 and 22 may not be set to one, three or five; and option 2 may not be set to one. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry. The Option Table should be copied and sent in with your EPROM or disc.

Option 1 = 0: Ground Pin-no options available Option 19: IN₀ Input same as Option 9 Option 2: CKO Output = 0: clock generator output to crystal/resonator (0 not Option 20: IN₃ Input allowable value if Option 3 = 3) same as Option 9 = 1: pin is RAM power supply (V_R) input (not available on Option 21: G₀ I/O Port the COP422L) = 0: very-high current standard output = 2: general purpose input with load device to V_{CC} = 1: very-high current open-drain output = 3: general purpose input, Hi-Z = 2: high current standard output **Option 3: CKI Input** = 3: high current open-drain output = 0: oscillator input divided by 32 (2 MHz max.) = 4: standard LSTTL output (fanout = 1) = 1: oscillator input divided by 16 (1 MHz max.) = 5: open-drain LSTTL output (fanout = 1) = 2: oscillator input divided by 8 (500 kHz max.) Option 22: G1 I/O Port = 3: single-pin RC controlled oscillator (÷4) same as Option 21 = 4: Schmitt trigger clock input (÷4) Option 23: G₂ I/O Port **Option 4: RESET Input** same as Option 21 = 0: load device to V_{CC} Option 24: G₃ I/O Port = 1: Hi-Z Input same as Option 21 Option 5: L7 Driver Option 25: D₃ Output = 0: Standard output same as Option 21 = 1: Open-drain output Option 26: D₂ Output = 2: High current LED direct segment drive output same as Option 21 = 3: High current TRI-STATE push-pull output Option 27: D1 Output = 4: Low-current LED direct segment drive output same as Option 21 = 5: Low-current TRI-STATE push-pull output Option 6: L₆ Driver Option 28: Dn Output same as Option 21 same as Option 5 Option 29: L Input Levels Option 7: L5 Driver = 0: standard TTL input levels ("0" = 0.8V, "1" = 2.0V) same as Option 5 = 1: higher voltage input levels Option 8: L₄ Driver ("0" = 1.2V, "1" = 3.6V)same as Option 5 **Option 30: IN Input Levels** Option 9: IN1 Input same as Option 29 = 0: load device to V_{CC} = 1: Hi-Z input Option 31: G Input Levels same as Option 29 Option 10: IN₂ Input **Option 32: SI Input Levels** same as Option 9 same as Option 29 Option 11: V_{CC} pin **Option 33: RESET Input** = 0: Standard V_{CC} = 0: Schmitt trigger input Option 12: L₃ Driver = 1: standard TTL input levels same as Option 5 = 2: higher voltage input levels Option 13: L₂ Driver Option 34: CKO Input Levels same as Option 5 (CKO = input; Option 2 = 2,3)Option 14: L1 Driver same as Option 29 same as Option 5 Option 35: COP Bonding Option 15: Lo Driver = 0: COP420L (28-pin device) same as Option 5 = 1: COP421L (24-pin device) Option 16: SI Input = 2: 28- and 24-pin versions same as Option 9 = 3: COP422L (20-pin device) Option 17: SO Driver = 4: 28- and 20-pin versions = 0: standard output = 5: 24- and 20-pin versions = 1: open-drain output = 5: 28-, 24-, and 20-pin versions = 2: push-pull output **Option 36: Internal Initialization Logic** Option 18: SK Driver = 0: normal operation same as Option 17 = 1: no internal initialization logic

Option Table

The following EPROM option information is to be sent to National along with the EPROM.

OPTION	JATA
OPTION 1 VALUE = 0	_IS: GROUND PIN
OPTION 2 VALUE =	_IS: CKO OUTPUT
OPTION 3 VALUE =	_IS: CKI INPUT
OPTION 4 VALUE =	_IS: RESET INPUT
OPTION 5 VALUE =	_IS: L7 DRIVER
OPTION 6 VALUE =	_IS: L6 DRIVER
OPTION 7 VALUE =	_IS: L5 DRIVER
OPTION 8 VALUE =	_IS: L₄ DRIVER
	_IS: IN1 INPUT
OPTION 10 VALUE =	_IS: IN2 INPUT
OPTION 11 VALUE =0	_IS: VCC PIN
	_IS: L ₃ DRIVER
OPTION 13 VALUE =	IS: L ₂ DRIVER
OPTION 14 VALUE =	IS: L1 DRIVER
OPTION 15 VALUE =	_IS: L0 DRIVER
	_IS: SI INPUT
OPTION 17 VALUE =	_IS: SO DRIVER
OPTION 18 VALUE =	_IS: SK DRIVER

TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the customer-programmed COP420L. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

a. RAM and Internal Logic Test Mode (SI = 1)

b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.

APPLICATIONS # 1: COP420L General Controller

Figure 9 shows an interconnect diagram for a COP420L used as a general controller. Operation of the system is as follows:

 The L₇-L₀ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.

OPTION DATA

OPTION 19 VALUE = _	IS: IN ₀ INPUT
OPTION 20 VALUE = _	IS: IN3 INPUT
OPTION 21 VALUE = _	IS: G ₀ I/O PORT
OPTION 22 VALUE = _	IS: G ₁ I/O PORT
OPTION 23 VALUE =	IS: G ₂ I/O PORT
OPTION 24 VALUE = _	IS: G ₃ I/O PORT
OPTION 25 VALUE = _	IS: D ₃ OUTPUT
OPTION 26 VALUE = _	IS: D ₂ OUTPUT
OPTION 27 VALUE =	IS: D1 OUTPUT
OPTION 28 VALUE =	IS: D ₀ OUTPUT
OPTION 29 VALUE =	IS: L INPUT LEVELS
OPTION 30 VALUE = _	IS: IN INPUT LEVELS
OPTION 31 VALUE = _	IS: G INPUT LEVELS
OPTION 32 VALUE = _	IS: SI INPUT LEVELS
OPTION 33 VALUE =	IS: RESET INPUT
OPTION 34 VALUE = _	IS: CKO INPUT LEVELS
OPTION 35 VALUE = _	IS: COP BONDING
	IS: INTERNAL INITIALIZATION LOGIC

- 2. The D_3-D_0 outputs drive the digits of the multiplexed display directly and scan the columns of the 4 x 4 keyboard matrix.
- 3. The IN_3-IN_0 inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
- 4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a V_R RAM power supply pin. RAM data integrity is thereby assured when the main power supply is shut down (see RAM Keep-Alive option description).
- SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
- 6. The 4 bidirectional G I/O ports (G_3-G_0) are available for use as required by the user's application.



FIGURE 9. COP420L Keyboard/Display Interface

APPLICATION #2:

Digitally Tuned Radio Controller and Clock

Keyboard Matrix Configuration



TL/DD/8825-23



FIGURE 10. Digital Tuning System Block

Functional Description

LOGIC I/Os

CKI Input: This input accepts an external 500 kHz signal, divides it by eight and outputs the quotient at the CLK output as the system clock.

RST Input: Schmitt trigger input to clear device upon initialization.

SDT Input: Interrupt input for station detection. The SDT signal is generated by the radio's station detector and used by the COP420L to determine if there is a valid station on the active frequency. The status of the SDT input is only relevant during station searching mode. A high on SDT will temporarily terminate the search mode for eight seconds.

ALM Input: A high on ALM will activate alarm output via slave device at alarm time. A low on the input will disable alarm function.

DATA Output: Push-pull output providing serial data to external devices.

CLK Output: Push-pull output providing system clock at data transmitting time.

50 Hz Input: A normally high input to accept a 50 Hz external time base for real-time calculation.

MOMENTARY KEYS DESCRIPTION

MEM 1-MEM 10: Each memory represents data of a favorite station in a certain band. Depression of one of these keys will recall the previous stored data and transmit it to the PLL. The PLL will in turn change the radio's receiving frequency as well as the band if necessary. Memory recall keys can also turn on the radio.

UP: This key will manually increment receiving frequency. The first four steps of increment will be for fine tuning a station, after which will be fast slewing meant for manual receive frequency changing.

DOWN: Has the same function as UP key except that frequency is decremented.

MEMORY SCAN: This will start the radio scanning through all ten memories automatically at eight seconds per memory starting from Memory 1. This will also turn on the radio if it was off.

MEMORY STORE: Enables the memory store mode which lasts for three seconds. Depression of any memory key will store the active frequency and band in that memory and disable the store mode. Any function key will also disable the mode to prevent memory data being accidentally destroyed.

HALT: Depression of the HALT key will stop the search and scan functions at current frequency or memory. HALT also turns on the radio during off time and recall frequency display in signal display mode.

SEARCH: Activates station searching in the current band. Search speed is 50 ms per frequency step with wrapping

around at end of band. An 8-second stop will take place on reaching a valid station. The HALT key or any function key will terminate the search. Search direction will normally be upwards unless the DOWN key has been depressed prior to the SEARCH key or during the search function in which case search direction will be downwards.

OFF: Turns off the radio or alarm when active.

AM/FM: Radio band switch.

SLEEP: Activates sleep mode, turns on radio on depression and off radio at the end of sleep period. Setting of sleep period is done by depressing the SLEEP and MINUTE key simultaneously.

ALARM: Enables alarm time setting. Depressing the HOUR or MINUTE key and ALARM key simultaneously will set the alarm hour and minute respectively.

HOUR: Sets the hour digits of time-related functions.

MINUTE: Sets the minute digits of time-related functions.

DIODE STRAPS CONNECTIONS

STRAP 0: Controls the on and off of radio. In applications where a toggle type ON/OFF switch is used, momentary OFF key can be omitted; connecting the strap will turn on the radio and vice versa. Must be connected to use momentary OFF key.

STRAP 1, 2: Selects the AM IF options.

STRAP 3: 12/24-hour clock select.

STRAP 4: 3/5 kHz AM step size select.

STRAP 5, 6: FM IF offsets select.

	STRAP 0	STRAP 3	STRAP 4		
Connected	Radio ON	12 hour	5 kHz step		
Open	Radio OFF	24 hour	3 kHz step		
AM/FM IF OPTIONS					
	AM	STRAP 1	STRAP 2		
	455 kHz	x	x		
	460 kHz	x	~		

450 kHz	~	х
260 kHz	~	4
FM	STRAP 5	STRAP 6
10.7 MHz	x	х
10.7 5 MHz	x	1
10.65 MHz	~	Х
10.8 MHz	~	-

X = No connection

Diode inserted.

INDIRECT FEATURES AND OPTIONS

As indicated in *Figure 10*, there are a few options and indirect features provided via the help of a slave device, namely the Phase Lock Loop, DS8906N.

DISPLAY OPTIONS

As mentioned above, the COP420L-HSB is MICROWIRE compatible. Internal circuitry enables it to directly interface with all of National's serial input MICROWIRE compatible display drivers whether they are of a direct drive or multiplex drive format. On Figure 10 is a list of drivers available for the system, EN1 and EN2 are optional enable outputs meant for a dual display system in which EN3 will not be used. By dual display, it means that one display will be constantly showing time information and the other showing frequency information. Whereas in conventional single display systems, the display shows both time and frequency information in a time-sharing method. The National system provides a timeprioritized display-sharing method. That is, whenever a tuning function is completed, the frequency information will stay on the display for eight seconds then time display will take over. This is achieved by using EN3 for the driver's enable logic.

CONTROL OUTPUTS

Six open collector outputs controlled by the COP420L are provided from DS8906N, the phase lock loop for controlling radio switching circuits.

Radio ON/OFF: A high from this output indicates that the radio should be switched on and vice versa.

AM/FM: Output for controlling the AM/FM bandswitch. A high level output indicates FM and a low indicates the AM band.

MUTE: For muting the audio output when performing any frequency related function. The output will go high prior to the frequency change except when doing fine tuning.

ALARM ENABLE: Active high output for turning on the alarm circuit at alarm time.

50 kHz IND: For driving the 50 kHz indicator in FM band or the LSB in a 5-digit display. Output is active high.

MEM STORE IND: For driving the memory store mode indicator. Output is active high.

TYPICAL IMPLEMENTATION ALTERNATIVES

A full keyboard or any portion of it can be implemented with various applications for features/functions vs. cost/size.

Figure 11 shows two keyboard configurations with 22-key and 11-key keyboards for a desk-top/tuner system or autoradio system, respectively.



COP420L/COP421L/COP422L/COP320L/COP321L/COP322L



1-165