



# CD4522BM/CD4522BC Programmable Divide-By-N 4-Bit BCD Counter

# CD4526BM/CD4526BC Programmable Divide-By-N 4-Bit Binary Counter

## General Description

The CD4522BM/CD4522BC, CD4526BM/CD4526BC are CMOS programmable cascadable down counters with a decoded "0" state output for divide-by-N applications. In single stage applications, the "0" output is applied to the Preset Enable input. For multi-stage applications, the "0" output is used in conjunction with the CF (Cascade Feedback) input to perform the divide-by-N function. The "0" output is normally at logical "0" level; it will go to a logical "1" state only when the counter is at its terminal count (0000) and if CF is at logical "1" level. Thus, CF acts as an active low inhibit for the "0" output. This feature allows cascade divide-by-N operations with no additional gate required (see Applications section). The Master Reset function provides synchronous initiation of divide-by-N cycles. The Clock Inhibit input allows disabling of the pulse counting function.

All inputs are protected against static discharge by diode clamps to  $V_{DD}$  and  $V_{SS}$ .


## Features

- Wide supply voltage range 3.0V to 18V
- High noise immunity 0.45  $V_{DD}$  (typ.)
- Low power TTL compatibility fan out of 2 driving 74L or 1 driving 74LS
- Quiescent current = 5 nA/package (typ.) @  $V_{DD} = 5.0V$
- Internally synchronous for high internal and external speed
- Logic edge-clocked design—incremented on positive transition of Clock or negative transition of Clock Inhibit
- Medium speed 7.7 MHz (typ.) @  $V_{DD} = 10V$
- Asynchronous Preset Enable

## Applications

- Programmable down counter
- Programmable frequency divider
- Frequency synthesizers
- Phase-locked loops

## Connection Diagram



### Absolute Maximum Ratings

(Notes 1 and 2)

|   |  |
|---|--|
| V <sub>DD</sub> DC Supply Voltage                       | -0.5 to +18 V <sub>DC</sub>                  |
| V <sub>IN</sub> Input Voltage                           | -0.5 to V <sub>DD</sub> +0.5 V <sub>DC</sub> |
| T <sub>S</sub> Storage Temperature Range                | -65°C to +150°C                              |
| P <sub>D</sub> Package Dissipation                      | 500 mW                                       |
| T <sub>L</sub> Lead Temperature (Soldering, 10 seconds) | 300°C  |

### Recommended Operating Conditions

(Note 2)

|  |                                      |
|--|--------------------------------------|
| V <sub>DD</sub> DC Supply Voltage          | 3 to 15 V <sub>DC</sub>              |
| V <sub>IN</sub> Input Voltage              | 0 to V <sub>DD</sub> V <sub>DC</sub> |
| T <sub>A</sub> Operating Temperature Range | -55°C to +125°C                      |
| CD4522BM, CD4526BM                         |                                      |
| CD4522BC, CD4526BC                         | -40°C to +85°C                       |

### DC Electrical Characteristics CD4522BM, CD4526BM (Note 2)

| PARAMETER                                 | CONDITIONS  | -55°C |      | 25°C  |                   |      | 125°C |      | UNITS |
|---|---|-------|------|-------|-------------------|------|-------|------|-------|
|   |   | MIN   | MAX  | MIN   | TYP               | MAX  | MIN   | MAX  |       |
| I <sub>DD</sub> Quiescent Device Current  | V <sub>DD</sub> = 5V                                  |       | 5    |       | 0.005             | 5    |       | 150  | μA    |
|   | V <sub>DD</sub> = 10V                                 |       | 10   |       | 0.010             | 10   |       | 300  | μA    |
|   | V <sub>DD</sub> = 15V                                 |       | 20   |       | 0.015             | 20   |       | 600  | μA    |
| V <sub>OL</sub> Low Level Output Voltage  | I <sub>O</sub>   < 1 μA                               |       |      |       |                   |      |       |      |       |
|   | V <sub>DD</sub> = 5V                                  |       | 0.05 |       | 0                 | 0.05 |       | 0.05 | V     |
|   | V <sub>DD</sub> = 10V                                 |       | 0.05 |       | 0                 | 0.05 |       | 0.05 | V     |
| V <sub>OH</sub> High Level Output Voltage | I <sub>O</sub>   < 1 μA                               |       |      |       |                   |      |       |      |       |
|   | V <sub>DD</sub> = 5V                                  | 4.95  |      | 4.95  | 5                 |      | 4.95  |      | V     |
|   | V <sub>DD</sub> = 10V                                 | 9.95  |      | 9.95  | 10                |      | 9.95  |      | V     |
| V <sub>IL</sub> Low Level Input Voltage   | V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V   |       | 1.5  |       |                   | 1.5  |       | 1.5  | V     |
|   | V <sub>DD</sub> = 10V, V <sub>O</sub> = 1.0V or 9.0V  |       | 3.0  |       |                   | 3.0  |       | 3.0  | V     |
|   | V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V |       | 4.0  |       |                   | 4.0  |       | 4.0  | V     |
| V <sub>IH</sub> High Level Input Voltage  | V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V   | 3.5   |      | 3.5   |                   |      | 3.5   |      | V     |
|   | V <sub>DD</sub> = 10V, V <sub>O</sub> = 1.0V or 9.0V  | 7.0   |      | 7.0   |                   |      | 7.0   |      | V     |
|   | V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V | 11.0  |      | 11.0  |                   |      | 11.0  |      | V     |
| I <sub>OL</sub> Low Level Output Current  | V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.4V           | 0.64  |      | 0.51  | 0.88              |      | 0.36  |      | mA    |
|   | V <sub>DD</sub> = 10V, V <sub>O</sub> = 0.5V          | 1.6   |      | 1.3   | 2.25              |      | 0.9   |      | mA    |
|   | V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V          | 4.2   |      | 3.4   | 8.8               |      | 2.4   |      | mA    |
| I <sub>OH</sub> High Level Output Current | V <sub>DD</sub> = 5V, V <sub>O</sub> = 4.6V           | -0.64 |      | -0.51 | -0.88             |      | -0.36 |      | mA    |
|   | V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V          | -1.6  |      | -1.3  | -2.25             |      | -0.9  |      | mA    |
|   | V <sub>DD</sub> = 15V, V <sub>O</sub> = 13.5V         | -4.2  |      | -3.4  | -8.8              |      | -2.4  |      | mA    |
| I <sub>IN</sub> Input Current             | V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V           |       | -0.1 |       | -10 <sup>-5</sup> | -0.1 |       | -1.0 | μA    |
|   | V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V          |       | 0.1  |       | 10 <sup>-5</sup>  | 0.1  |       | 1.0  | μA    |

### DC Electrical Characteristics CD4522BC, CD4526BC (Note 2)

| PARAMETER                                 | CONDITIONS  | -40°C |      | 25°C |       |      | 85°C |      | UNITS |
|---|---|-------|------|------|-------|------|------|------|-------|
|   |   | MIN   | MAX  | MIN  | TYP   | MAX  | MIN  | MAX  |       |
| I <sub>DD</sub> Quiescent Device Current  | V <sub>DD</sub> = 5V                                  |       | 20   |      | 0.005 | 20   |      | 150  | μA    |
|   | V <sub>DD</sub> = 10V                                 |       | 40   |      | 0.010 | 40   |      | 300  | μA    |
|   | V <sub>DD</sub> = 15V                                 |       | 80   |      | 0.015 | 80   |      | 600  | μA    |
| V <sub>OL</sub> Low Level Output Voltage  | I <sub>O</sub>   < 1 μA                               |       |      |      |       |      |      |      |       |
|   | V <sub>DD</sub> = 5V                                  |       | 0.05 |      | 0     | 0.05 |      | 0.05 | V     |
|   | V <sub>DD</sub> = 10V                                 |       | 0.05 |      | 0     | 0.05 |      | 0.05 | V     |
| V <sub>OH</sub> High Level Output Voltage | I <sub>O</sub>   < 1 μA                               |       |      |      |       |      |      |      |       |
|   | V <sub>DD</sub> = 5V                                  | 4.95  |      | 4.95 | 5     |      | 4.95 |      | V     |
|   | V <sub>DD</sub> = 10V                                 | 9.95  |      | 9.95 | 10    |      | 9.95 |      | V     |
| V <sub>IL</sub> Low Level Input Voltage   | V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V   |       | 1.5  |      |       | 1.5  |      | 1.5  | V     |
|   | V <sub>DD</sub> = 10V, V <sub>O</sub> = 1.0V or 9.0V  |       | 3.0  |      |       | 3.0  |      | 3.0  | V     |
|   | V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V |       | 4.0  |      |       | 4.0  |      | 4.0  | V     |

## DC Electrical Characteristics (Continued) CD4522BC, CD4526BC (Note 2)

| PARAMETER       | CONDITIONS   | -40°C |      | 25°C  |                   |      | 85°C  |      | UNITS |
|-----------------|--|-------|------|-------|-------------------|------|-------|------|-------|
|                 |  | MIN   | MAX  | MIN   | TYP               | MAX  | MIN   | MAX  |       |
| V <sub>IH</sub> | High Level Input Voltage<br>V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V<br>V <sub>DD</sub> = 10V, V <sub>O</sub> = 1.0V or 9.0V<br>V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V | 3.5   |      | 3.5   |                   |      | 3.5   |      | V     |
|                 |  | 7.0   |      | 7.0   |                   |      | 7.0   |      | V     |
|                 |  | 11.0  |      | 11.0  |                   |      | 11.0  |      | V     |
| I <sub>OL</sub> | Low Level Output Current<br>V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.4V<br>V <sub>DD</sub> = 10V, V <sub>O</sub> = 0.5V<br>V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V                          | 0.52  |      | 0.44  | 0.88              |      | 0.36  |      | mA    |
|                 |  | 1.3   |      | 1.1   | 2.25              |      | 0.9   |      | mA    |
|                 |  | 3.6   |      | 3.0   | 8.8               |      | 2.4   |      | mA    |
| I <sub>OH</sub> | High Level Output Current<br>V <sub>DD</sub> = 5V, V <sub>O</sub> = 4.6V<br>V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V<br>V <sub>DD</sub> = 15V, V <sub>O</sub> = 13.5V                        | -0.52 |      | -0.44 | -0.88             |      | -0.36 |      | mA    |
|                 |  | -1.3  |      | -1.1  | -2.25             |      | -0.9  |      | mA    |
|                 |  | -3.6  |      | -3.0  | -8.8              |      | -2.4  |      | mA    |
| I <sub>IN</sub> | Input Current<br>V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V<br>V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V   |       | -0.3 |       | -10 <sup>-5</sup> | -0.3 |       | -1.0 | μA    |
|                 |  |       | 0.3  |       | 10 <sup>-5</sup>  | 0.3  |       | 1.0  | μA    |

## AC Electrical Characteristics T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, unless otherwise specified.

| PARAMETER                             | CONDITIONS  | MIN | TYP | MAX | UNITS |
|---------------------------------------|---|-----|-----|-----|-------|
| t <sub>THL</sub> or t <sub>TLLH</sub> | Output Transition Time<br>V <sub>DD</sub> = 5V<br>V <sub>DD</sub> = 10V<br>V <sub>DD</sub> = 15V                          |     | 100 | 200 | ns    |
|                                       |   |     | 50  | 100 | ns    |
|                                       |   |     | 40  | 80  | ns    |
| t <sub>PHL</sub> & t <sub>PLH</sub>   | Propagation Delay Time From Clock to Q Outputs<br>V <sub>DD</sub> = 5V<br>V <sub>DD</sub> = 10V<br>V <sub>DD</sub> = 15V  |     | 350 | 825 | ns    |
|                                       |   |     | 130 | 345 | ns    |
|                                       |   |     | 90  | 240 | ns    |
| t <sub>PHL</sub> & t <sub>PLH</sub>   | Propagation Delay Time From Clock to "0" Output<br>V <sub>DD</sub> = 5V<br>V <sub>DD</sub> = 10V<br>V <sub>DD</sub> = 15V |     | 200 | 500 | ns    |
|                                       |   |     | 80  | 250 | ns    |
|                                       |   |     | 60  | 190 | ns    |
| P <sub>WC</sub>                       | Minimum Clock Pulse Width<br>V <sub>DD</sub> = 5V<br>V <sub>DD</sub> = 10V<br>V <sub>DD</sub> = 15V                       |     | 120 | 280 | ns    |
|                                       |   |     | 50  | 120 | ns    |
|                                       |   |     | 35  | 85  | ns    |
| f <sub>CL</sub>                       | Maximum Clock Pulse Frequency<br>V <sub>DD</sub> = 5V<br>V <sub>DD</sub> = 10V<br>V <sub>DD</sub> = 15V                   | 1.5 | 2.9 |     | MHz   |
|                                       |   | 3.0 | 7.7 |     | MHz   |
|                                       |   | 4.0 | 11  |     | MHz   |
| t <sub>rCL</sub> & t <sub>fCL</sub>   | Maximum Clock or Inhibit Rise and Fall Time<br>V <sub>DD</sub> = 5V<br>V <sub>DD</sub> = 10V<br>V <sub>DD</sub> = 15V     | 15  |     |     | μs    |
|                                       |   | 15  |     |     | μs    |
|                                       |   | 15  |     |     | μs    |
| t <sub>HOLD</sub>                     | Hold Time<br>V <sub>DD</sub> = 5V<br>V <sub>DD</sub> = 10V<br>V <sub>DD</sub> = 15V                                       |     | 40  | 125 | ns    |
|                                       |   |     | 25  | 50  | ns    |
|                                       |   |     | 20  | 40  | ns    |
| PW <sub>PE</sub>                      | Minimum Preset Enable Pulse Width<br>V <sub>DD</sub> = 5V<br>V <sub>DD</sub> = 10V<br>V <sub>DD</sub> = 15V               |     | 120 | 280 | ns    |
|                                       |   |     | 50  | 120 | ns    |
|                                       |   |     | 35  | 85  | ns    |
| PW <sub>MR</sub>                      | Minimum Master Reset Pulse Width<br>V <sub>DD</sub> = 5V<br>V <sub>DD</sub> = 10V<br>V <sub>DD</sub> = 15V                |     | 160 | 350 | ns    |
|                                       |   |     | 75  | 180 | ns    |
|                                       |   |     | 50  | 120 | ns    |
| C <sub>IN</sub>                       | Input Capacitance<br>(Note 3)   |     | 5   | 7.5 | pF    |
| C <sub>PD</sub>                       | Power Dissipation Capacitance<br>Per Package (Note 4)   |     | 100 |     | pF    |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: V<sub>SS</sub> = 0V unless otherwise specified.


Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation, see 54C/74C Family Characteristics application note, AN-90.


# Logic Diagrams

CD4522BM/CD4522BC, CD4526BM/CD4526BC

CD4522BM/CD4522BC



CD4526BM/CD4526BC




# Truth Tables and Count Sequences

Both Types

| CLOCK | INHIBIT | PRESET ENABLE | MASTER RESET | ACTION   |
|-------|---------|---------------|--------------|----------|
| 0     | 0       | 0             | 0            | No count |
| ┌     | 0       | 0             | 0            | Count 1  |
| X     | 1       | 0             | 0            | No count |
| 1     | └       | 0             | 0            | Count 1  |
| X     | X       | 1             | 0            | Preset   |
| X     | X       | X             | 1            | Reset    |


CD4522BM/CD4522BC

| COUNT | OUTPUT |    |    |    |
|-------|--------|----|----|----|
|       | Q4     | Q3 | Q2 | Q1 |
| 9     | 1      | 0  | 0  | 1  |
| 8     | 1      | 0  | 0  | 0  |
| 7     | 0      | 1  | 1  | 1  |
| 6     | 0      | 1  | 1  | 0  |
| 5     | 0      | 1  | 0  | 1  |
| 4     | 0      | 1  | 0  | 0  |
| 3     | 0      | 0  | 1  | 1  |
| 2     | 0      | 0  | 1  | 0  |
| 1     | 0      | 0  | 0  | 1  |
| 0     | 0      | 0  | 0  | 0  |




CD4526BM/CD4526BC

| COUNT | OUTPUT |    |    |    |
|-------|--------|----|----|----|
|       | Q4     | Q3 | Q2 | Q1 |
| 15    | 1      | 1  | 1  | 1  |
| 14    | 1      | 1  | 1  | 0  |
| 13    | 1      | 1  | 0  | 1  |
| 12    | 1      | 1  | 0  | 0  |
| 11    | 1      | 0  | 1  | 1  |
| 10    | 1      | 0  | 1  | 0  |
| 9     | 1      | 0  | 0  | 1  |
| 8     | 1      | 0  | 0  | 0  |
| 7     | 0      | 1  | 1  | 1  |
| 6     | 0      | 1  | 1  | 0  |
| 5     | 0      | 1  | 0  | 1  |
| 4     | 0      | 1  | 0  | 0  |
| 3     | 0      | 0  | 1  | 1  |
| 2     | 0      | 0  | 1  | 0  |
| 1     | 0      | 0  | 0  | 1  |
| 0     | 0      | 0  | 0  | 0  |



Typical Applications


2-Stage Programmable Down Counter



COUNTING CYCLE

| LSD    | MSD  |
|--------|------|
| n0     |      |
| n0-1   |      |
| ...    | n1   |
| 1      |      |
| 0      |      |
| 9 (15) |      |
| 8 (14) |      |
| ...    | n1-1 |
| 1      |      |
| 0      |      |
| 9 (15) |      |
| 8 (14) |      |
| ...    | 0    |
| 1      |      |
| 0      |      |
| ↓      |      |
| STOP   |      |

2-Stage Programmable Frequency Divider




COUNTING CYCLE

| LSD          | MSD  |
|--------------|------|
| n0           |      |
| n0-1         |      |
| ...          | n1   |
| 1            |      |
| 0            |      |
| 9 (15)       |      |
| 8 (14)       |      |
| ...          | n1-1 |
| 1            |      |
| 0            |      |
| 9 (15)       |      |
| 8 (14)       |      |
| ...          | 0    |
| 1            |      |
| 0            |      |
| ↓            |      |
| REPEAT CYCLE |      |


Note. When cascading more than 2 packages, tie "0" output of the nth package to CF input of the (n-1)th package for all n = 2, 3.

# Switching Time Waveforms


Test No. 1




Test No. 4




Test No. 2




Tests No. 5 and 7



Test No. 3



Test No. 6



## AC Test Circuits




FIGURE 1. Test Circuit

## Test Conditions

TABLE I

| CHARACTERISTIC  | TEST NO. | CLOCK           | INHIBIT         | PE              | MR              | DP <sub>n</sub> | CF              | OUTPUT         |
|---|----------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|
| t <sub>r</sub> , t <sub>f</sub> , t <sub>PLH</sub> , t <sub>PHL</sub> | 1        | PG1             | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | Q1             |
|   | 2        | V <sub>DD</sub> | PG1             | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | Q1             |
|   | 3        | V <sub>SS</sub> | V <sub>SS</sub> | PG1             | V <sub>SS</sub> | PG2             | V <sub>SS</sub> | Q <sub>n</sub> |
|   | 4        | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>DD</sub> | PG1             | V <sub>DD</sub> | V <sub>SS</sub> | Q <sub>n</sub> |
|   | 5        | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>SS</sub> | PG1             | V <sub>SS</sub> | Q <sub>n</sub> |
| PW <sub>MR</sub>  | 4        | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>DD</sub> | PG1             | V <sub>DD</sub> | V <sub>SS</sub> | Q <sub>n</sub> |
| PW <sub>PE</sub>  | 3        | V <sub>SS</sub> | V <sub>SS</sub> | PG1             | V <sub>SS</sub> | PG2             | V <sub>SS</sub> | Q <sub>n</sub> |
| PW <sub>C</sub>   | 1        | PG1             | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | Q1             |
| f <sub>MAX</sub>  | 1        | PG1             | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | Q1             |
| t <sub>HOLD</sub>   | 3        | V <sub>SS</sub> | V <sub>SS</sub> | PG1             | V <sub>SS</sub> | PG2             | V <sub>SS</sub> | Q <sub>n</sub> |
| t <sub>r</sub> , t <sub>f</sub>                                       | 6        | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>SS</sub> | PG1             | "0"            |
| t <sub>PLH</sub> , t <sub>PHL</sub>                                   | 7        | PG              | V <sub>SS</sub> | Fig. 1b         | V <sub>SS</sub> | Fig. 1b         | V <sub>DD</sub> | "0"            |