
National Semiconductor

93L00 **4-Bit Universal Shift Register**

General Description

The 93L00 is a 4-bit universal shift register. As a high speed multifunctional sequential logic block, it is useful in a wide variety of register and counter applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallelserial, and parallel-parallel data register transfers.

Connection Diagram




See NS Package Number J16A or W16A

Features

- Asynchronous master reset
- J. K inputs to first stage

Logic Symbol



TL/F/9576-2

Pin Names	Description						
PE	Parallel Enable Input (Active LOW)						
P0-P3	Parallel Inputs						
J	First Stage J Input (Active HIGH)						
ĸ	First Stage K Input (Active LOW)						
CP	Clock Pulse Input (Active Rising Edge)						
MR	Master Reset Input						
Q0-Q3	Parallel Outputs						
Q3	Complementary Last Stage Output						

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
MIL	-65°C to +125°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Symbol	Parameter		Units			
Symbol	Farameter	Min	Nom	Max	V	
V _{CC}	Supply Voltage	4.5	5	5.5		
V _{IH}	High Level Input Voltage	2			v	
VIL	Low Level Input Voltage			0.7	v	
ЮН	High Level Output Voltage			-0.4	mA	
IOL	Low Level Output Current			4.8	mA	
T _A	Free Air Operating Temperature	-55		125	°C	
t _s (H) t _s (L)	Setup Time HIGH or LOW, J, \overline{K} and P0–P3 to CP	60 60			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW, J, \overline{K} and P0–P3 to CP	0 0			ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW, PE to CP	68 68			ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW, PE to CP	0			ns	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	38 38			ns	
t _w (L)	MR Pulse Width LOW	53			ns	
trec	Recovery Time, MR to CP	70			ns	

Recommended Operating Conditions

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -10 mA$			-1.5	v	
V _{OH}	High Level Output Voltage	$\label{eq:VCC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OH} = \text{Max}, \\ V_{IL} &= \text{Max}, \text{V}_{IH} = \text{Min} \end{split}$	2.4	3.4		v	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	v
l;	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
Чн	High Level Input Current	$V_{CC} = Max, V_1 = 2.4V$	Inputs			20	
			СР			40	μA
			PE			46	
l _{IL} Lo	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$	Inputs			-400	
			CP			-800	μΑ
			PE			-920	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-2.5		-25	mA
Icc	Supply Current	V _{CC} = Max				23	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics V_{CC} = +5.0V, T_A = +25°C (See Section 1 for waveforms and load configurations)

Symbol		9	Units	
	Parameter	C _L =		
		Min	Max	
f _{max}	Maximum Shift Frequency	10		MHz
tpLH tpHL	Propagation Delay CP to Q _n		35 51	ns
t _{PHL}	Propagation Delay, \overline{MR} to Q_n		60	ns

Functional Description

The Logic Diagrams and Truth Table indicate the functional characteristics of the 93L00 4-bit shift register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers.

The 93L00 has two primary modes of operation, shift right (Q0 \rightarrow Q1) and parallel load, which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop Q0 via the J and K inputs and is shifted one bit in the direction Q0 \rightarrow Q1 \rightarrow Q2 \rightarrow Q3 following each LOW-to-HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple D-type input for general applications by tying the two pins together.

When the $\overline{\text{PE}}$ input is LOW, the 93L00 appears as four common clocked D flip-flops. The data on the parallel inputs P0–P3 is transferred to the respective Q0–Q3 outputs following the LOW-to-HIGH clock transition. Shift left operation (Q3 \rightarrow Q2) can be achieved by tying the Qn outputs to the Pn–1 inputs and holding the $\overline{\text{PE}}$ input LOW.

All serial and parallel data transfers are synchronous, occuring after each LOW-to-HIGH clock transition. Since the 93L00 utilizes edge triggering, there is no restriction on the activity of the J, \vec{K} , Pn and \vec{PE} inputs for logic operation—except for the setup and release time requirements. A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition.

Truth Table

Operating Mode	Inputs ($\overline{MR} = H$)							Outputs @ t _{n + 1}				
	PE	j	ĸ	P0	P1	P2	P3	QO	Q1	Q2	Q3	Q3
Shift Mode	н	L	L	х	х	х	х	L	Q0	Q1	Q2	Q2
	н	L	н	х	х	х	х	QO	Q0	Q1	Q2	Q2
	н	н	L	х	х	х	х	QO	Q0	Q1	Q2	Q2
	н	н	н	х	х	х	х	н	Q0	Q1	Q2	Q2
Parallel	L	x	х	L	L	L	L	L	L	L	L	н
Entry Mode	L	x	x	н	н	н	н	н	н	н	н	L

 $t_{n+1} =$ Indicates state after next LOW-to-HIGH clock transition.

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

