

\*OC-Open Collector

\*\*Except Loading is 10  $\mu$ A @ 0.4 V when LE is HIGH.

**FUNCTIONAL DESCRIPTION**—The '74 is a 7-segment deconder/driver with latches on the address inputs and active LOW constant current outputs to drive LEDs directly. This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a decode format which produces numeric codes "0" through "9" and other codes.

Latches on the four data inputs are controlled by an active LOW Latch Enable, LE. When LE is LOW, the state of the outputs is determined by the input data. When LE goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The LE pulse width necessary to accept and store data is typically 50 ns, which allows data to be strobed into the '74 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

The latch/decoder combination is a simple system which drives LED displays with multiplexed data inputs from MOS time clocks, DVMs, calculator chips, etc. Data inputs are multiplexed while the displays are in static mode. This lowers component and insertion costs, since several circuits — seven resistors per display, strobe drivers, a separate display voltage source, and clock failure detect circuits — traditionally found in multiplexed display systems are eliminated. It also allows low strobing rates to be used without display flicker.

Another '74 feature is the reduced loading on the data inputs when the Latch Enable is HIGH (only 10  $\mu$ A typ). This allows many '74s to be driven from a MOS device in multiplex mode without the need for drivers on the data lines. The '74 also provides automatic blanking of the leading and/or trailing-edge zeroes in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an 8-digit mixed integer fraction decimal representation, using the automatic blanking capability 0060.0300 would be displayed as 60.03. Leading-edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar precedure for the fractional part of a display will provide automatic suppression of trailing-edge zeros. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.

LOGIC DIAGRAM



**TRUTH TABLE** INPUTS OUTPUTS BINARY DISPLAY c Ŧ RBO STATE LE RBI ь d A<sub>1</sub> A<sub>0</sub> а е g Аз A<sub>2</sub> STABLE Х Х Х STABLE н х н BLANK 0 L L L L н н н н н н н L 1 1 0 L L L L L L L L н н 0 L н L L 1 Х L L н н L L н н н н ł L L н 5 2 L х L L н L L L н L L н L н 3 3 L Х L L н н L L L L н н L н ч 4 L х L н L L н L L н н L L н 5 5 L х н L н L н L L н L L н L 6 L L 5 н н н L L х L L L L L н ٦ 7 L х L н н н L L L н н н н н 8 8 х н L н L L L L L L L L L L ٩ 9 L х н L н L L L н L н L L L L 10 Х н н н н L Н L н L н н н ε L н н L L н 11 L Х н н L н L L Н 12 L Х н н н L н L L н L L L L 13 L х н н L н н н н L L L н н ρ Х 14 L н н н L 1 L н н L L L н 15 L Х н н н н н н н н н н н н **BLANK** Х Х х Х н н н L\*\* BLANK х Х х н н н н

h

\*The RBI will blank the display only if a binary zero is stored in the latches.

\*\*RBO used as an input overrrides all other input conditions.

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

## NUMERICAL DESIGNATIONS



SYMBOL	PARAMETER		93XX		UNITS	CONDITIONS
			Min	Max	•••••	
Vout	Output Voltage, Applied	OFF ON		10 (Fig. a)	v	Separate LED Supply
lol	Output LOW Current, $\overline{a} - \overline{g}$		12	18	mA	$V_{CC} = 5.0 \text{ V}, \text{ V}_{OL} = 3.0 \text{ V}$ $T_A = 25^{\circ} \text{ C}$
Іон	Output HIGH Current a-g			250	μA	VCC = Max, VOUT = 5.5 V
lcc	Power Supply Current			50	mA	$V_{CC} = Max, V_{IN} = Gnd$ $V_{OUT} = 3.0 V$

## AC CHARACTERISTICS: $V_{CC}$ = +5.0 V, $T_A$ = +25°C (See Section 3 for waveforms and load configurations)

		9:	3XX		
SYMBOL	PARAMETER	C <sub>L</sub> = 15 pF R <sub>L</sub> = 1 kΩ		UNITS	CONDITIONS
	1	Min	Max		
tPLH tPHL	Propagation Delay $A_n$ to $\overline{a} - \overline{g}$		140 140	ns	Figs. 3-2, 3-20
tPLH tPHL	Propagation Delay $\overline{LE}$ to $\overline{a} - \overline{g}$		140 140	ns	Figs. 3-2, 3-9

## AC OPERATING REQUIREMENTS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C

SYMBOL	PARAMETER	93XX		LINITS	CONDITIONS
		Min	Мах		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW $A_n$ to LE	75 30		ns ns	Fig. 3-13
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW $A_n$ to LE	0 0			
tw (L)	LE Pulse Width LOW	85		ns	Fig. 3-9





Fig. b Typical Constant Segment Current Versus Output Voltage **APPLICATIONS** — It is possible with common anode 7-segment LED displays and constant current sink decoder drivers to save substantial amounts of power by carefully choosing operating points on display supply voltage. First, examine the power used in the normal display driving method where the display and decoder driver are both operated from a +5.0 V regulated supply ( $V_{CC} = V_S$ ).



Fig. c Separate Supply for LED Displays

The power dissipated by the LED and the driver outputs is ( $V_{CC} \times I_{seg} \times n$  Segments). The total power dissipated with a 15 mA LED displaying an eight (8) would be:

PTOT = 5.0 V x 15 mA x 7 = 525 mW

Of this 525 mW, the power actually required to drive the LED is dependent on the V<sub>F</sub> drop of each segment. Most GaAsP LEDs exhibit either a 1.7 V or a 3.4 V forward voltage drop. Therefore, the required total power for seven segments would be:

The remaining power is dissipated by the driver outputs which are maintaining the 15 mA constant current required by the LEDs. Most of this power is wasted, since the driver can maintain approximately 15 mA with as little as 0.5 V across the output device. By using a separate power source (V<sub>S</sub>, *Figure c*) for the LEDs, which is set to the LED V<sub>F</sub> plus the offset voltage of the driver, as much as 280 mW can be saved per digit. i.e.,

 $V_{S} = V_{F} (Max) + V_{offset}$ = 2.0 V + 0.5 V = 2.5 V P<sub>T</sub> = 2.5 V x 14 mA (from *Figure b*) x 7 = 245 mW

These figures show that using a separate supply to drive the LEDs can offer significant display power savings. In battery powered equipment, two rechargeable nickle-cadmium cells in series would be sufficient to drive the display, while four such cells would be needed to operate the logic units.

**APPLICATIONS** (Cont'd) — Another method to save power is to apply intensity modulation to the displays (*Figure d*). It is well known that LED displays are more efficient when operated in pulse mode. There are two reasons: one, the quantum efficiency of the LED material is better; secondly the eye tends to peak detect. Typically a 20% off duty cycle to displays (GaAsP) will produce the same brightness as operating under dc conditions.



Fig. d Intensity Control by RBO Pulse Duty Cycle

Low Power, Low cost Display Power Sources — In small line operated systems using TTL/MSI and LED or incandescent displays, a significant portion of the total dc power is consumed to drive the displays. Since it is irrelevant whether displays are driven from unfiltered dc or pulsed dc (at fast rates), a dual power system can be used that makes better utilization of transformer rms ratings. The system utilizes a full wave rectified but unsmoothed dc voltage to provide the displays with 120 Hz pulsed power while the rest of the system is driven by a conventional dc power circuit. The frequency of 120 Hz is high enough to avoid display flicker problems. The main advantages of this system are:

- Reduced transformer rating
- Much smaller smoothing capacitor
- Increased LED light output due to pulsed operation

With the standard capacitor filter circuit, the rms current (full wave) loading of the tranformer is approximately twice the dc output. Most commercial transformer manufacturers rate tranformers with capacitive input filters as follows:

Full Wave Bridge Rectifier Circuit Transformer rms current = 1.8 x dc current required

Full Wave Center Tapped Rectifier Circuit Transformer rms current = 1.2 x dc current required

Therefore, the removal of a large portion of the filtered dc current requirement (display power) substantially reduces the transformer loading.

**APPLICATIONS** (Cont'd) — There are two basic approaches. First (*Figure e*) is the direct full wave rectified unregulated supply to power the displays. The '74 decoder driver constant current feature maintains the specified segment current after the LED diode drop and 0.5 V saturation voltage has been reached ( $\cong$  2.2 V). Care must be exercised not to exceed the '74 power ratings and the maximum voltage that the decoder driver sees in both the "on" and "off" modes.

The second approach (*Figure f*) uses a 3-terminal voltage regulator such as the 7805 to provide dc pulsed power to the display with the peak dc voltage limited to +5.0 V. This approach allows easier system thermal management by heat sinking the regulator rather than the display or display drivers. When this power source is used with an intensity modulation scheme or with a multiplexed display system, the frequencies must be chosen such that they do not beat with the 120 Hz full wave rectified power frequency.







## 74

