

9340

4-BIT ARITHMETIC LOGIC UNIT

(With Carry Lookahead)

DESCRIPTION — The '40 is a high speed arithmetic logic unit with full on-chip carry lookahead circuitry. It can perform the arithmetic operations add or subtract in parallel, or any of six logic functions on two 4-bit binary words. The internal carry lookahead provides either a ripple carry output or carry lookahead outputs. An internal carry input network accepts carry lookahead outputs from up to three other packages producing a 16-bit full carry lookahead ALU without additional gates. Ripple carries can be used between additional blocks of 12 bits to further expand the word length.

- **MULTIFUNCTION CAPABILITY**

TWO ARITHMETIC OPERATIONS — ADD, SUBTRACT

SIX LOGIC FUNCTIONS — A EX OR B, A AND B, PLUS FOUR OTHERS

- **ADD TWO 4-BIT WORDS IN 23 ns TYPICAL**

- **SUBTRACT TWO 4-BIT WORDS IN 28 ns**

- **LOOKAHEAD CARRY INPUT AND OUTPUT NETWORKS ON-CHIP**


- **EASILY EXPANDABLE TO LONGER WORD LENGTHS**

- **TYPICAL POWER DISSIPATION OF 425 mW**


ORDERING CODE: See Section 9

| PKGS | PIN OUT | COMMERCIAL GRADE | MILITARY GRADE | PKG TYPE |
|-----------------|---------|--|--|----------|
| | | $V_{CC} = +5.0 V \pm 5\%$, $T_A = 0^\circ C \text{ to } +70^\circ C$ | $V_{CC} = +5.0 V \pm 10\%$, $T_A = -55^\circ C \text{ to } +125^\circ C$ | |
| Plastic DIP (P) | A | 9340PC | | 9N |
| Ceramic DIP (D) | A | 9340DC | 9340DM | 6N |
| Flatpak (F) | A | 9340FC | 9340FM | 4M |

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL




$V_{CC} = \text{Pin } 24$
 $GND = \text{Pin } 12$

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 93XX (U.L.) HIGH/LOW |
|--|---|-------------------------|
| $\overline{A_0} - \overline{A_3}$ $\overline{B_0} - \overline{B_3}$ | Operand Inputs (Active LOW) | 3.0/3.0 |
| S_0, S_1 | Mode Select Inputs | 1.0/1.0 |
| $\overline{CG_1}$ | Carry Generate Input from immediately preceding stage (Active LOW) | 3.0/3.0 |
| $\overline{CP_1}$ | Carry Propagate Input from immediately preceding stage (Active LOW) | 1.0/1.0 |
| $\overline{CG_2}$ | Carry Generate Input from second preceding stage (Active LOW) | 2.0/2.0 |
| $\overline{CP_2}$ | Carry Propagate Input from second preceding stage (Active LOW) | 1.0/1.0 |
| $\overline{CG_3}$ | Carry Generate Input from third preceding stage (Active LOW) | 1.0/1.0 |
| COE | Carry Out Enable Input | 1.5/1.5 |
| $\overline{F_0} - \overline{F_3}$ | Function Outputs (Active LOW) | 20/10 |
| $\overline{CO}/\overline{CG}$ | Carry Out/Carry Generate Output (Active LOW) | 20/10 |
| \overline{CP} | Carry Propagate Output (Active LOW) | 20/10 |

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION — The '40 accepts two 4-bit words, $\bar{A}_0, \bar{A}_1, \bar{A}_2, \bar{A}_3$ and $\bar{B}_0, \bar{B}_1, \bar{B}_2, \bar{B}_3$, and produces a 4-bit output, $\bar{F}_0, \bar{F}_1, \bar{F}_2, \bar{F}_3$. The output function is determined by the states on the control lines S_0 and S_1 . The inputs and outputs of the '40 may be considered to be active LOW or active HIGH. Logic equivalents for four representations of the '40 are shown in Figure a, b, c, and d.

The add and subtract operations are performed on the entire word, with carries or borrows propagated between bits of different weight. The arithmetic may be performed in 1's complement, 2's complement, or sign-magnitude notation. In the logic modes, carries are inhibited and the device acts like four gates as shown.

To achieve high speed operation, the '40 is designed to be used in a carry lookahead system. Full carry lookahead is used inside the device to propagate carries between bits. Carry lookahead functions over the 4-bit block are available as outputs. These outputs are labeled $\overline{CO}/\overline{CG}$ (Carry Out/Carry Generate) and \overline{CP} (Carry Propagate) on the logic symbol. The carry in to the device is formed from a set of Carry Generate and Carry Propagate inputs (equation 1) so that three '40's can be interconnected without any additional gates to form a 12-bit full carry lookahead ALU with a carry in. The pin labeled COE (Carry Out Enable) controls the $\overline{CO}/\overline{CG}$ output according to equation 2. When COE is HIGH, $\overline{CO}/\overline{CG}$ becomes a Carry Out which can be used to ripple carries between blocks of 12 bits. The \overline{CG}_1 input can be used for a ripple carry input, since this signal is sufficient to produce a carry in.


EQUATION:

- (1) $(\overline{CG}_1) + (\overline{CP}_1)(\overline{CG}_2) + (\overline{CP}_1)(\overline{CP}_2)(\overline{CG}_3) = C_{in}$ (internal)
- (2) $\overline{CO}/\overline{CG} = (\overline{CG}) + (\overline{CP})(C_{in})(COE)$

FUNCTION TABLES FOR LOGIC EQUIVALENTS OF THE '40

Note that when the input operands are defined as active HIGH, the carry lookahead inputs and outputs are not formally carry generate and carry propagate. Consequently, these pins have been relabeled CX and CY in the active HIGH cases. However, the signals are connected in the same manner as \overline{CG} and \overline{CP} .

ACTIVE LOW OPERANDS




VCC = Pin 24
GND = Pin 12

| CONTROL INPUTS | | OPERATION | EQUIVALENT LOGIC |
|----------------|----------------|--------------|------------------|
| S ₀ | S ₁ | | |
| L | L | A SUBTRACT B | |
| H | L | A ADD B | |
| L | H | A EX OR B | |
| H | H | A AND B | |

H = HIGH Voltage Level
L = LOW Voltage Level


Fig. a

FUNCTION TABLES FOR LOGIC EQUIVALENTS OF THE '40 (Cont'd)




| CONTROL INPUTS | | OPERATION | EQUIVALENT LOGIC |
|----------------|----------------|--------------|------------------|
| S ₀ | S ₁ | | |
| L | L | A SUBTRACT B | |
| H | L | A ADD B | |
| L | H | A EQUIV B | |
| H | H | A OR B | |

Fig. b



| CONTROL INPUTS | | OPERATION | EQUIVALENT LOGIC |
|----------------|----------------|--------------|------------------|
| S ₀ | S ₁ | | |
| L | L | A ADD B | |
| H | L | A SUBTRACT B | |
| L | H | A EQUIV B | |
| H | H | A AND B̄ | |

Fig. c



| CONTROL INPUTS | | OPERATION | EQUIVALENT LOGIC |
|----------------|----------------|--------------|------------------|
| S ₀ | S ₁ | | |
| L | L | A ADD B | |
| H | L | A SUBTRACT B | |
| L | H | A EX OR B | |
| H | H | A OR B̄ | |

Fig. d

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER | 93XX | | UNITS | CONDITIONS |
|-----------------|----------------------|------|-----|-------|-----------------------|
| | | Min | Max | | |
| I _{CC} | Power Supply Current | XM | 135 | mA | V _{CC} = Max |
| | | XC | 146 | | |

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

| SYMBOL | PARAMETER | 93XX | | UNITS | CONDITIONS |
|--------------------------------------|---|------------------------|----------|-------|--|
| | | C _L = 15 pF | | | |
| | | Min | Max | | |
| t _{PLH} t _{PHL} | Propagation Delay Add Mode, \overline{B}_0 to \overline{F}_3 | | 30 30 | ns | S ₀ , \overline{CG}_1 , \overline{CP}_1 , \overline{B}_1 , $\overline{B}_2 = 4.5$ V S ₁ , $\overline{A}_0 - \overline{A}_3$, $\overline{B}_3 = \text{Gnd}$ Figs. 3-1, 3-5 |
| t _{PLH} t _{PHL} | Propagation Delay for Subtract Mode, \overline{B}_0 to \overline{F}_3 | | 37 32 | ns | \overline{CG}_1 , \overline{CP}_1 , $\overline{B}_3 = 4.5$ V; S ₀ , S ₁ , $\overline{A}_0 - \overline{A}_3$, \overline{B}_1 , $\overline{B}_2 = \text{Gnd}$ Figs. 3-1, 3-4 |
| t _{PLH} t _{PHL} | Propagation Delay for Add Mode, \overline{B}_0 to $\overline{CO}/\overline{CG}$ | | 20 20 | ns | S ₀ , \overline{CG}_1 , \overline{CP}_1 , $\overline{B}_1 - \overline{B}_3 = 4.5$ V; S ₁ , COE, $\overline{A}_0 - \overline{A}_1 = \text{Gnd}$ Figs. 3-1, 3-5 |
| t _{PLH} t _{PHL} | Propagation Delay for Subtract Mode, \overline{B}_0 to $\overline{CO}/\overline{CG}$ | | 25 22 | ns | \overline{CG}_1 , $\overline{CP} = 4.5$ V; S ₀ , S ₁ , COE, $\overline{A}_0 - \overline{A}_3$, $\overline{B}_1 - \overline{B}_3 = \text{Gnd}$ Figs. 3-1, 3-4 |
| t _{PLH} t _{PHL} | Propagation Delay for Either Mode, \overline{CG}_3 to $\overline{CO}/\overline{CG}$ | | 19 19 | ns | S ₀ , \overline{CG}_1 , \overline{CG}_2 , COE, $\overline{A}_0 - \overline{A}_3 = 4.5$ V; S ₁ , $\overline{B}_0 - \overline{B}_3$, \overline{CP}_1 , $\overline{CP}_2 = \text{Gnd}$ Figs. 3-1, 3-5 |
| t _{PLH} t _{PHL} | Propagation Delay for Either Mode, \overline{CG}_3 to \overline{F}_3 | | 31 29 | ns | S ₀ , \overline{CG}_1 , \overline{CG}_2 , \overline{B}_3 , $\overline{A}_0 - \overline{A}_3 = 4.5$ V; S ₁ , $\overline{B}_0 - \overline{B}_2$, \overline{CP}_1 , $\overline{CP}_2 = \text{Gnd}$ Figs. 3-1, 3-5 |