National Semiconductor

9338/DM9338 8-Bit Multiple Port Register

General Description

The DM9338 is an 8-bit multiple port register designed for high speed random access memory applications where the ability to simultaneously read and write is desirable. A common use would be as a register bank in a three address computer. Data can be written into any one of the eight bits and read from any two of the eight bits simultaneously.

Connection Diagrams



Order Number 9338DMQB, 9338FMQB or DM9338N See NS Package Number J16A, N16E or W16A

Pin Names	Description				
A0-A2	Write Address Inputs				
DA	Data Input				
B0-B2	B Read Address Inputs				
C0-C2	C Read Address Inputs				
СР	Clock Pulse Input (Active Rising Edge)				
SLE	Slave Enable Input (Active LOW)				
ZB	B Output				
Z _C	C Output				

9338

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Storage Temperature Range	-65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Paramotor	Military			Commercial			Unite
	Falameter	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2			2			v
V _{IL}	Low Level Input Voltage			0.8			0.8	v
ЮН	High Level Output Current			-0.8			-0.8	mA
lol	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _A to CP	20 12			20 12			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _A to CP	0 -8.0			0 8.0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW A _n to CP	10 10			10 10			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW A _n to CP	0 0			0 0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	23 13			23 13			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{l} =$	= - 12 mA			- 1.5	v
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} V _{IL} = Max	∣ = Max	2.4	3.4		v
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} V _{IH} = Min	= Max		0.2	0.4	v
łı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				27	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.1	mA
los	I _{OS} Short Circuit V _{CC} = Output Current (Note	V _{CC} = Max	MIL	-10		-70	m۵
		(Note 2)	СОМ	-10		-70	
Icc	Supply Current	V _{CC} = Max				135	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	9338 (MIL)		DM9338 (COM)		Units
		Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay B _n or C _n to Z _n		40 35	13 18	40 35	ns
t _{PLH} t _{PHL}	Propagation Delay D _A to Z _n		45 50	25 25	45 50	ns
t _{PLH} t _{PHL}	Propagation Delay CP to Z _n		35 30	18 13	35 30	ns

Functional Description

The 9338 8-bit multiple port register can be considered a 1bit slice of eight high speed working registers. Data can be written into any one and read from any two of the eight locations simultaneously. Master/slave operation eliminates all race problems associated with simultaneous read/write activity from the same location. When the clock input (CP) is LOW data applied to the data input line (D_A) enters the selected master. This selection is accomplished by coding the three write input select lines (A0-A2) appropriately. Data is stored synchronously with the rising edge of the clock pulse.

The information for each of the two slaved (output) latches is selected by two sets of read address inputs (B0-B2 and C0-C2). The information enters the slave while the clock is HIGH and is stored while the clock is LOW. If Slave Enable is LOW (SLE), the slave latches are continuously enabled. The signals are available on the output pins (Z_B and Z_C). The input bit selection and the two output bit selections can be accomplished independently or simultaneously. The data flows into the device, is demultiplexed according to the state of the write address lines and is clocked into the selected latch. The eight latches function as masters and store the input data. The two output latches are slaves and hold the data during the read operation. The state of each slave is determined by the state of the master selected by its associated set of read address inputs.

The method of parallel expansion is shown in Figure a. One 9338 is needed for each bit of the required word length. The read and write input lines should be connected in common on all of the devices. This register configuration provides two words of n-bits each at one time, where n devices are connected in parallel.

Logic Symbol



9338

