## 9318 93L18

### 8-INPUT PRIORITY ENCODER


**DESCRIPTION** — The '18 multipurpose encoders are designed to accept eight inputs and produce a binary weighted code of the highest order input.

- MULTIFUNCTION CAPABILITY
   CODE CONVERSIONS
   MULTI-CHANNEL D/A CONVERTER
   DECIMAL TO BCD CONVERTER
- CASCADING FOR PRIORITY ENCODING OF N BITS
- INPUT ENABLE CAPABILITY
- PRIORITY ENCODING AUTOMATIC SELECTION OF HIGHEST PRIORITY INPUT LINE
- OUTPUT ENABLE ACTIVE LOW WHEN ALL INPUTS HIGH
- GROUP SIGNAL OUTPUT ACTIVE WHEN ANY INPUT IS LOW


**ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE
Plastic DIP (P)	A	9318PC, 93L18PC		9B
Ceramic DIP (D)	A	9318DC, 93L18DC	9318DM, 93L18DM	6B
Flatpak (F)	Α	9318FC, 93L18FC	9318FM, 93L18FM	4L

# CONNECTION DIAGRAM PINOUT A



#### LOGIC SYMBOL




#### INPUT LOADING/FAN-OUT:See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW	93L (U.L.) HIGH/LOW		
T <sub>0</sub>	Priority Input (Active LOW)	1.0/1.0	0.5/0.25		
T <sub>1</sub> — T <sub>7</sub>	Priority Inputs (Active LOW)	2.0/2.0	1.0/0.5		
EI EO	Enable Input (Active LOW)	2.0/2.0	1.0/0.5		
EO	Enable Output (Active LOW)	20/10	10/5.0		
			(3.0)		
GS	Group Select Output (Active LOW)	20/10	10/5.0		
		į	(3.0)		
$\overline{A}_0 - \overline{A}_2$	Address Outputs (Active LOW)	20/10	10/5.0		
			(3.0)		

**FUNCTIONAL DESCRIPTION** — The '18 8-input priority encoder accepts data from eight active LOW inputs and provides a binary representation on the three active LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A HIGH on the Enable Input ( $\overline{EI}$ ) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing erroneous information at the outputs. A Group Signal output ( $\overline{GS}$ ) and Enable Output ( $\overline{EO}$ ) are provided with the three data outputs. The  $\overline{GS}$  is active LOW when any input is LOW; this indicates when any input is active. The  $\overline{EO}$  is active LOW when all inputs are HIGH. Using the output enable along with the input enable allows priority encoding of N input signals. Both  $\overline{EO}$  and  $\overline{GS}$  are in the inactive HIGH state when the input enable is HIGH.

#### **LOGIC DIAGRAM**



#### TRUTH TABLE

			- 1	NPU	TS					0	UTP	UTS	
EI	To	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	Ī4	T <sub>5</sub>	T <sub>6</sub>	<b>T</b> <sub>7</sub>	GS	Ā <sub>0</sub>	Ā <sub>1</sub>	$\bar{A}_2$	ΕŌ
Н	X	Х	X	Х	Х	Х	Х	Х	ıπ	Н	Н	Н	Ξ.
	H X	H X	X	X	X	X	X	Ľ	L	[	Ľ	H L	н
	X	X	X	X	X	X	L H	H	L	H	L H	L	H   H
	x	X	X	X	L	Н	Н	н	֡֝֡֝֡֡֡֝֡֡֡֓֓֡֡֡֓֓֓֓֓֡֜֜֜֜֡֓֓֓֓֡֡֡֜֜֜֜֡֡֡֡֡֡֡֡	Н	Н	L	н
L	х	Х	Х	L	Н	Н	Н	Н	L	L	L	Н	н
L	X	Χ	L	Н	Н	Н	Н	Н	L	Н	L	Н	Н
] L	X	L	Н	Н	Н	Н	Н	Н	L	L	Н	Н	Н
L	L	Н	Н	Н	Н	Н	Н	Н	<b> </b> L	Н	Н	Н	Н

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	93	XX	93L	L UNITS CONDITIONS	CONDITIONS	
	TAILAMETER	Min	Max	Min Max	0.0.10		
hн	Input HIGH Current io - i7, Ei		1.0		mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5 V	
los	Output Short Circuit Current	-20	-70		mA	VCC = Max, VOUT = 0 V	
Icc	Power Supply Current		77	22	mA	V <sub>CC</sub> = Max	

## AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

SYMBOL		93XX	93L			
	PARAMETER	C <sub>L</sub> = 15 pF	C <sub>L</sub> = 15 pF	UNITS	CONDITIONS	
		Min Max	Min Max			
tpLH tpHL	Propagation Delay In to EO	10 18	18 50	ns	Figs. 3-1, 3-4	
tpLH tpHL	Propagation Delay	14 16	20 28	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay El to EO	14 22	20 36	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay	17 17	33 26	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay In to GS	14 16	60 26	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay	21 21	36 36	ns	Figs. 3-1, 3-20	