# National Semiconductor

## 9300/DM9300 4-Bit Parallel-Access Shift Register

#### **General Description**

The 9300 4-bit registers feature parallel inputs, parallel outputs,  $J\overline{K}$  serial inputs, shift/load control input, and a direct overriding clear. The registers have two modes of operation: parallel (broadside) load and shift (in direction  $Q_A$  toward  $Q_D$ ).

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flops, and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J $\overline{K}$  inputs. These inputs permit the first stage to perform as a J $\overline{K}$ , D or T-type flip-flop as shown in the function table.

These shift registers are fully compatible with most other TTL and DTL families. All inputs, including the clock, are buffered to lower the drive requirements to one normalized Series 54/74 load.


#### Features

- Fully buffered inputs
- Direct overriding clear

TL/F/6600-1

- Synchronous parallel load
- Parallel inputs and outputs from each flip-flop
- Positive edge-triggered clocking
- J and K inputs to first stage
- Typical shift frequency—39 MHz

#### **Connection Diagram**



Order Number 9300DMQB, 9300FMQB or DM9300N See NS Package Number J16A. N16E or W16A

## **Function Table**

Inputs						Outputs							
Clear	Shift/	Clock Serial		rial	Parallel				QA	QB	Qc	QD	<b>Q</b> D
oicui	Load	CIOOK	J	ĸ	P0	P1	P2	P3	¥A.	αB	~C	чD	αŋ.
L	Х	Х	Х	Х	Х	х	х	х	L	L	L	L	н
н	L	1 ↑	X	х	a	b	с	d	a	b	С	d	d
н	н	Ĺ	X	х	X	х	х	х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
н	н	↑	L	н	X	х	х	х	Q <sub>A0</sub>	Q <sub>A0</sub>	QBn	QCn	QCn
н	н	L ↑	L	L	X	х	х	х	L	QAn	QBn	QCn	$\overline{Q}_{Cn}$
н	н	1	н	н	X	х	х	х	) н	Q <sub>An</sub>	QBn	QCn	$\overline{Q}_{Cn}$
н	н	<b>↑</b>	н	L	X	х	х	х	Q <sub>An</sub>	Q <sub>An</sub>	QBn	Q <sub>Bn</sub>	Q <sub>Cn</sub>

H = High Level (Steady State)

L = Low Level (Steady State)

X = Don't Care

↑ = Transition from low-to-high level

a, b, c, d, = The level of steady state input at P0, P1, P2, or P3 respectively.

QA0, QB0, QC0, QD0 = The level of QA, QB, QC, or QD, respectively before the indicated steady state input conditions were established.

QAn, QBn, QCn = The level of QA, QB, QC, respectively, before the most recent  $\uparrow$  transition of the clock.

#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Storage Temperature Range	-65°C to +150°C
Operating Free Air Temperature Range	
Military	-55°C to +125°C
Commercial	0°C to +70°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Parameter	Military			Commercial			Units	
Symbol	Falameter	Min	Nom	Max	Min	Nom	Max	Onits	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltage				0.8			0.8	V
ЮН	High Level Output Current				-0.48			-0.8	mA
IOL	Low Level Output Current				9.6			16	mA
fCLK	Clock Frequency (Note 5)		0		30	0		30	MHz
tw	Pulse Width	Clock	17			16	11		ns
	(Note 5)	Clear	25			30	15		
tsu	Setup Time	S/L	36			30	13		ns
	(Note 5)	Data	18			20	13		
		Clear	36			30	13		
tн	Data Hold Time (Note 5)		0			0	-11		ns
t <sub>REL</sub>	S/L Release Time (Notes 1 and 5)		10			10			ns
TA	Free Air Operating Temperature		-55		125	0		70	°C

### Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
ν <sub>l</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> =	- 12 mA			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4			v
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> V <sub>IH</sub> = Min, V <sub>IL</sub>				0.4	v
h	Input Current @ Max Input Voltage	$V_{CC} = Max$ , $V_I = 5.5V$				1	mA
lін	High Level Input Current	V <sub>CC</sub> = Max,	Input			40	
		$V_{1} = 2.4V$	CP Input			80	μΑ
			PE Input			92	
կլ	Low Level Input Current	V <sub>CC</sub> = Max,	Input			-1.6	
		$V_{I} = 0.4V$	CP Input			-3.2	mA
			PE Input			-3.7	
los	Short Circuit	V <sub>CC</sub> = Max	MIL	-20		-80	mA
	Output Current	(Note 3)	COM	-18		-55	
lcc	Supply Current	V <sub>CC</sub> = Max	MIL			86	mA
		(Note 4)	COM			92	

Note 1: RELEASE TIME: tRELEASE is defined as the maximum time allowed for the logic level to be present at the logic input prior to the clock transition from low to high in order for the flip-flop(s) not to respond.

Note 2: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, SHIFT/LOAD grounded, and 4.5V applied to J, K, and data inputs, I<sub>CC</sub> is measured by applying momentary ground, then 4.5V to CLEAR, and then to CLOCK.

Note 5:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

			Mili	tary	Comn	Units	
Symbol	Parameter	From (Input) To (Output)	$R_L = 400\Omega$ ,	C <sub>L</sub> = 15 pF	$\mathbf{R_L} = 400\Omega$		
		To (Output)	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		30		30		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Output		20		22	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Output		24		26	ns
tPHL	Propagation Delay Time High to Low Level Output	Clear to Output		37		30	ns

9300



4-258

9300