

8T10

REFER TO PAGE 18 FOR B,E AND R PACKAGE PIN CONFIGURATIONS.

DESCRIPTION

The 8T10 is a high speed Quad D flip-flop with a controlled impedance output for use in bus-organized systems. The high current sink capability permits up to 20 standard loads to be interconnected on a single bus. The outputs present a high impedance to the bus when disabled (Control Input "1") and active drive when enabled (Control Inputs "0").

All four D-type flip-flops operate from a common clock with data being transferred on the low-to-high transition of the pulse.

A common clear input resets all flip-flops upon application of a logic "1" level.

Data will be stored if either one or both inputs to the Input Disable NOR gate is a logic "1".

TRUTH TABLE

D _n	INDIS	OUTDIS	0 _{n+1}				
0	o	0	0				
1	0	0	1				
×	1	0	0 _n				
×	×	1	High Z				

0_n refers to the output state before a clock pulse.

 $0_n + 1$ refers to the output state after a clock pulse.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS								
	MIN.	TYP.	MAX.	UNITS	D _n	IN DIS 1	IN DIS 2	OUT DIS 1	OUT DIS 2	CLEAR	CLOCK	OUTPUT	NOTES
"1" Output Voltage	2.4	3.0		v	2.0V	0.8V	0.8V	0.8V	0.8V	0.8V	Pulse	-5.2mA	6
"0" Output Voltage			0.4	v	0.8V	0.8V	0.8V	0.8V	0.8V	0.8V	Pulse	32mA	7
Output Leakage Current	-40		+40	μA		0.8	0.8∨	+2.0V	+2.0V	0.8V	Pulse	+0.4V/ +2.4V	
(High Impedance State)												T2.4V	
"1" Input Current													
D _n Inputs			80	μA	4.5V	0.4∨	0.4V	0.4V	0.4∨	0.4∨			
All Other Inputs			50	μA		4.5V	4.5 ∨	4.5V	4.5V	4.5V	4.5V		
"0" Input Current													
D _n Inputs	100		-3.2	mA	0.4∨								
All Other Inputs	100		-2.0	mA		0.4∨	0.4∨	0.4V	0.4∨	0.4V	0.4V		
Input Latch Voltage	+5.5V				10mA	10mA	10mA	10mA	10mA	10mA	10mA		

DIGITAL 8000 SERIES TTL/MSI

LOGIC DIAGRAM



$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS								
	MIN.	ТҮР.	MAX.	UNITS	Dn	IN DIS 1	IN DIS 2	OUT DIS 1	OUT DIS 2	CLEAR	CLOCK	Ουτρυτ	NOTE
Propagation Delay							-,						
Clock to Output													
С _L = 30рf		18	25	ns					1.0		č.		
C_ = 300pf Disable to Output		24	35	ns			÷.						
High Z to Logic 0 State (C _L = 300pf)		20	30	ns									10
Logic 0 State to High Z (C ₁ = 300pf)		20	30	ns								- 20-	11
Clear to Output									-				
C _L = 30pf		15	22	ns			1						
C_ = 300pf Set Up Time		21	30	ns									
Data	+5	-1		ns									
Input Disable Hold Time		-6	0	ns	*								
Data		-1	+5	ns									
Reset Pulse Width	15			ns							1		
Clock Frequency	35	50		MHz								· · ·	
Clock Pulse Width					1								
Positive		8	12	ns									
Negative		8	12	ns									
Power Supply Current			118	mA	0.4V	0.4∨	0.4∨	4.5V	0.4∨	0.4∨	4.5V		8
Output Short Circuit Current	-40	{	-120	mA	4.5V	0.4V	0.4V	0.4V	0.4V	0.4V		0.0V	

NOTES:

- 1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. All measurements are taken with ground pin tied to zero volts.
- 3. Positive current flow is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- 5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings

should the isolation diodes become forward biased.

- 6. Output source current is supplied through a resistor to ground.
- 7. Output sink current is supplied through a resistor to V_{CC} . 8. $V_{CC} = 5.25V$.
- 9. Manufacturer reserves the right to make design and process changes and improvements.
- 10. Measured to 1.5V level of output waveform.
- 11. Measured to 10% level of output waveform.

TYPICAL APPLICATIONS



TYPICAL APPLICATIONS (Cont'd)



171