



## 8829 HIGH SPEED J-K BINARY

The 8829 is a highspeed, direct-coupled J-K Binary which responds to the negative transition (falling edge) of the clock pulse. For logic flexibility, three J and three K inputs and asynchronous SET and RESET control lines are provided.


To prevent system errors, the 8829 features clock skew tolerances approximately equal to the clock pulse width. This feature is the result of "lock-out" of the logic inputs on the positive transition of the



clock signal while the outputs are not activated until the negative transition of the clock signal.

The characterization of each logic element in the 8000 series includes loading rules for driving the 8829. A convenient summary of these DC loading rules is provided in Table 1-4, Section 1.

Detailed usage rules and application information may be found in Section 4.

### BASIC CIRCUIT SCHEMATIC





8829

ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 14)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	TEST LIMITS				TEST CONDITIONS										
		MIN.	TYP.	MAX.	UNITS	TEMP. S8829	TEMP. N8829	V <sub>CC</sub>	SET	RESET	DRIVEN INPUT	J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub>	K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub>	CLOCK	OUTPUT	NOTES
A-5	"1" OUTPUT VOLTAGE	2.6			V	-55°C	0°C	4.75V	0.8V	2.0V				OV	-500μA	7
A-3	(Q)	2.8			V	+25°C	+25°C	5.00V	0.8V	2.0V				OV	-500μA	7
A-4		2.6			V	+125°C	+75°C	4.75V	0.8V	2.0V				OV	-500μA	7
A-5	"1" OUTPUT VOLTAGE	2.6			V	-55°C	0°C	4.75V	2.0V	0.8V				OV	-500μA	7
A-3	(Q)	2.8			V	+25°C	+25°C	5.00V	2.0V	0.8V				OV	-500μA	7
A-4		2.6			V	+125°C	+75°C	4.75V	2.0V	0.8V				OV	-500μA	7
A-5	"0" OUTPUT VOLTAGE			0.4	V	-55°C	0°C	4.75V	2.0V	0.8V				OV	16mA	8
A-3	(Q)			0.4	V	+25°C	+25°C	5.00V	2.0V	0.8V				OV	16mA	8
A-4				0.4	V	+125°C	+75°C	4.75V	2.0V	0.8V				OV	16mA	8
A-5	"0" OUTPUT VOLTAGE			0.4	V	-55°C	0°C	4.75V	0.8V	2.0V				OV	16mA	8
A-3	(Q)			0.4	V	+25°C	+25°C	5.00V	0.8V	2.0V				OV	16mA	8
A-4				0.4	V	+125°C	+75°C	4.75V	0.8V	2.0V				OV	16mA	8
C-1	"0" INPUT CURRENT			-1.6	mA	-55°C	0°C	5.25V			0.4V					11
A-3	J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub> , K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub> , CLOCK	-0.1		-1.6	mA	+25°C	+25°C	5.25V			0.4V					11
C-1				-1.6	mA	+125°C	+75°C	5.25V			0.4V					11
C-1	"0" INPUT CURRENT			-4.8	mA	-55°C	0°C	5.25V			0.4V			OV		
A-3	S <sub>D</sub> , R <sub>D</sub>	-0.1		-4.8	mA	+25°C	+25°C	5.25V			0.4V			OV		
C-1				-4.8	mA	+125°C	+75°C	5.25V			0.4V			OV		
A-4	"1" INPUT CURRENT			40	μA	+125°C	+75°C	5.00V			4.5V					
A-4	J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub> , K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub> , CLOCK															
A-4	"1" INPUT CURRENT			80	μA	+125°C	+75°C	5.00V			4.5V			OV		
A-4	S <sub>D</sub> , R <sub>D</sub>															
A-6	TURN-ON DELAY			50	ns	+25°C	+25°C	5.00V							D.C. F.O. = 20	15
A-6	TURN-OFF DELAY			50	ns	+25°C	+25°C	5.00V							D.C. F.O. = 20	15
A-6	TOGGLE RATE	15			mHz	+25°C	+25°C	5.00V								15
C-2	OUTPUT FALL TIME			50	ns	-55°C	0°C	4.75V							A.C. F.O. = 6	10, 15
C-2	INPUT SET-UP TIME		10		ns	+25°C	+25°C	5.00V								13, 15
C-2	INPUT TIME, T <sub>x</sub>		10		ns	+25°C	+25°C	5.00V								13, 15
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.00V			2.0V					6
C-2	J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub> , K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub> , CLOCK															
C-2	INPUT CAPACITANCE			6.0	pf	+25°C	+25°C	5.00V			2.0V					6
C-2	S <sub>D</sub> , R <sub>D</sub>															
A-2	POWER CONSUMPTION		75	132	mW	+25°C	+25°C	5.25V						OV		
C-1	INPUT LATCH VOLTAGE	5.5			V	+25°C	+25°C	5.00V			10mA					
C-1	ALL INPUTS															
A-2	OUTPUT SHORT	-20		-70	mA	+25°C	+25°C	5.00V		OV				OV	OV	
A-2	CIRCUIT CURRENT	-20		-70	mA	+25°C	+25°C	5.00V	OV					OV	OV	

NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Capacitance as measured on Boonton Electronic Corporation Model 75A-58 Capacitance Bridge or equivalent.  $f = 1 \text{ MHz}$ ,  $V_{ac} = 25 \text{ mV}_{rms}$ . All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pf.
- Input current measurements at J<sub>1</sub>, J<sub>2</sub>, J<sub>3</sub> require that Clock = 0V and R<sub>D</sub> be momentarily grounded. Input current measurements at K<sub>1</sub>, K<sub>2</sub>, K<sub>3</sub> require that Clock = 0V and S<sub>D</sub> be momentarily grounded.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Since logic "lock-out" occurs on the positive going transition of the clock pulse, the logic level present prior to that edge of the clock need only remain present for an additional 10ns (typ.). The logic inputs need not be stabilized again until 10ns (typ.) prior to the next positive transition of the clock. The clock skew tolerance is therefore typically the clock pulse width minus 10ns.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.