



Silicon Gate MOS 8702A

2048 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY

- Access Time — 1.3 μ sec Max.
- Fast Programming — 2 Minutes for All 2048 Bits
- Fully Decoded, 256 x 8 Organization
- Static MOS — No Clocks Required
- Inputs and Outputs TTL Compatible
- Three-State Output — OR-Tie Capability
- Simple Memory Expansion Chip Select Input Lead

The 8702A is a 256 word by 8 bit electrically programmable ROM ideally suited for microcomputer system development where fast turn-around and pattern experimentation are important. The 8702A undergoes complete programming and functional testing on each bit position prior to shipment, thus insuring 100% programmability.


The 8702A is packaged in a 24 pin dual-in line package with a transparent quartz lid. The transparent quartz lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. This procedure can be repeated as many times as required.

The circuitry of the 8702A is entirely static; no clocks are required.

A pin-for-pin metal mask programmed ROM, the Intel 8302, is ideal for large volume production runs of systems initially using the 8702A.


The 8702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

PIN CONFIGURATION



*THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING.

BLOCK DIAGRAM



PIN NAMES

A ₀ -A ₇	ADDRESS INPUTS
CS	CHIP SELECT INPUT
DO ₁ -DO ₂	DATA OUTPUTS

SILICON GATE MOS 8702A

PIN CONNECTIONS

The external lead connections to the 8702A differ, depending on whether the device is being programmed⁽¹⁾ or used in read mode. (See following table.)

MODE \ PIN	12 (V _{CC})	13 (Program)	14 (\overline{CS})	15 (V _{BB})	16 (V _{GG})	22 (V _{CC})	23 (V _{CC})
Read	V _{CC}	V _{CC}	GND	V _{CC}	V _{GG}	V _{CC}	V _{CC}
Programming	GND	Program Pulse	GND	V _{BB}	Pulsed V _{GG} (V _{IL4P})	GND	GND

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to +70°C
 Storage Temperature -65°C to +125°C
 Soldering Temperature of Leads (10 sec) +300°C
 Power Dissipation 2 Watts
 Read Operation: Input Voltages and Supply
 Voltages with respect to V_{CC} +0.5V to -20V
 Program Operation: Input Voltages and Supply
 Voltages with respect to V_{CC} -48V

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

READ OPERATION

D.C. AND OPERATING CHARACTERISTICS

T_A = 0°C to 70°C, V_{CC} = +5V±5%, V_{DD} = -9V±5%, V_{GG}⁽²⁾ = -9V±5%, unless otherwise noted.

SYMBOL	TEST	MIN.	TYP. ⁽³⁾	MAX.	UNIT	CONDITIONS
I _{LI}	Address and Chip Select Input Load Current			10	μA	V _{IN} = 0.0V
I _{LO}	Output Leakage Current			10	μA	V _{OUT} = 0.0V, \overline{CS} = V _{CC} - 2
I _{DDO}	Power Supply Current		5	10	mA	V _{GG} = V _{CC} , \overline{CS} = V _{CC} - 2 I _{OL} = 0.0mA, T _A = 25°C
I _{DD1}	Power Supply Current		35	50	mA	\overline{CS} = V _{CC} - 2 I _{OL} = 0.0mA, T _A = 25°C
I _{DD2}	Power Supply Current		32	46	mA	\overline{CS} = 0.0 I _{OL} = 0.0mA, T _A = 25°C
I _{DD3}	Power Supply Current		38.5	60	mA	\overline{CS} = V _{CC} - 2 I _{OL} = 0.0mA, T _A = 0°C
I _{CF1}	Output Clamp Current		8	14	mA	V _{OUT} = -1.0V, T _A = 0°C
I _{CF2}	Output Clamp Current			13	mA	V _{OUT} = -1.0V, T _A = 25°C
I _{GG}	Gate Supply Current			10	μA	
V _{IL1}	Input Low Voltage for TTL Interface	-1.0		0.65	V	
V _{IL2}	Input Low Voltage for MOS Interface	V _{DD}		V _{CC} - 6	V	
V _{IH}	Address and Chip Select Input High Voltage	V _{CC} - 2		V _{CC} + 0.3	V	
I _{OL}	Output Sink Current	1.6	4		mA	V _{OUT} = 0.45V
V _{OL}	Output Low Voltage		-0.7	0.45	V	I _{OL} = 1.6mA
V _{OH}	Output High Voltage	3.5			V	I _{OH} = -200 μA

Continuous Operation

Note 1: In the programming mode, the data inputs 1-8 are pins 4-11 respectively. \overline{CS} = GND.

Note 2: V_{GG} may be clocked to reduce power dissipation. In this mode average I_{DD} increases in proportion to V_{GG} duty cycle. (See p. 5)

Note 3: Typical values are at nominal voltages and T_A = 25°C.

SILICON GATE MOS 8702A

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{DD} = -9\text{V} \pm 5\%$, $V_{GG} = -9\text{V} \pm 5\%$ unless otherwise noted

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT
Freq.	Repetition Rate			1	MHz
t_{OH}	Previous read data valid			100	ns
t_{ACC}	Address to output delay			1.3	μs
t_{DVGG}	Clocked V_{GG} set up [2]	1.0			μs
t_{CS}	Chip select delay			400	ns
t_{CO}	Output delay from CS			900	ns
t_{OD}	Output deselection			400	ns
t_{OHC}	Data out hold in clocked V_{GG} mode (Note 1)			5	μs

Note 1. The output will remain valid for t_{OHC} as long as clocked V_{GG} is at V_{CC} . An address change may occur as soon as the output is sensed (clocked V_{GG} may still be at V_{CC}). Data becomes invalid for the old address when clocked V_{GG} is returned to V_{GG} .

2. For this option please specify 8702AL

CAPACITANCE* $T_A = 25^\circ\text{C}$

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT	CONDITIONS
C_{IN}	Input Capacitance		8	15	pF	$V_{IN} = V_{CC}$ $CS = V_{CC}$ $V_{OUT} = V_{CC}$ $V_{GG} = V_{CC}$
C_{OUT}	Output Capacitance		10	15	pF	
C_{VGG}	V_{GG} Capacitance (Clocked V_{GG} Mode)			30	pF	

All unused pins are at A.C. ground


* This parameter is periodically sampled and is not 100% tested.

SWITCHING CHARACTERISTICS


Conditions of Test:

Input pulse amplitudes: 0 to 4V; $t_R, t_F \leq 50$ ns
 Output load is 1 TTL gate; measurements made at output of TTL gate ($t_{PD} \leq 15$ ns)

A) Constant V_{GG} Operation



B) Clocked V_{GG} Operation




NOTE 1: The output will remain valid for t_{OHC} as long as clocked V_{GG} is at V_{CC} . An address change may occur as soon as the output is sensed (clocked V_{GG} may still be at V_{CC}). Data becomes invalid for the old address when clocked V_{GG} is returned to V_{GG} .


NOTE 2: If CS makes a transition from V_{IL} to V_{IH} while clocked V_{GG} is at V_{CC} , then deselection of output occurs at t_{OD} as shown in static operation with constant V_{GG} .

TYPICAL CHARACTERISTICS


I_{DD} CURRENT VS. TEMPERATURE




OUTPUT CURRENT VS. V_{DD} SUPPLY VOLTAGE




OUTPUT CURRENT VS. TEMPERATURE




OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE




AVERAGE CURRENT VS. DUTY CYCLE FOR CLOCKED V_{GG}



ACCESS TIME VS. LOAD CAPACITANCE



ACCESS TIME VS. TEMPERATURE



PROGRAMMING OPERATION
D.C. AND OPERATING CHARACTERISTICS FOR PROGRAMMING OPERATION
 $T_A = 25^\circ\text{C}$, $V_{CC} = 0\text{V}$, $V_{BB} = +12\text{V} \pm 10\%$, $\overline{CS} = 0\text{V}$ unless otherwise noted

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
I_{L11P}	Address and Data Input Load Current			10	mA	$V_{IN} = -48\text{V}$
I_{L12P}	Program and V_{GG} Load Current			10	mA	$V_{IN} = -48\text{V}$
I_{BB}	V_{BB} Supply Load Current		.05		mA	
$I_{DDP}^{(1)}$	Peak I_{DD} Supply Load Current		200		mA	$V_{DD} = V_{prog} = -48\text{V}$ $V_{GG} = -35\text{V}$
V_{IHP}	Input High Voltage			0.3	V	
V_{IL1P}	Pulsed Data Input Low Voltage	-46		-48	V	
V_{IL2P}	Address Input Low Voltage	-40		-48	V	
V_{IL3P}	Pulsed Input Low V_{DD} and Program Voltage	-46		-48	V	
V_{IL4P}	Pulsed Input Low V_{GG} Voltage	-35		-40	V	

Note 1: I_{DDP} flows only during V_{DD} , V_{GG} on time. I_{DDP} should not be allowed to exceed 300mA for greater than 100 μsec . Average power supply current I_{DDP} is typically 40mA at 20% duty cycle.

A.C. CHARACTERISTICS FOR PROGRAMMING OPERATION
 $T_{AMBIENT} = 25^\circ\text{C}$, $V_{CC} = 0\text{V}$, $V_{BB} = +12\text{V} \pm 10\%$, $\overline{CS} = 0\text{V}$ unless otherwise noted

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
	Duty Cycle (V_{DD} , V_{GG})			20	%	
$t_{\phi PW}$	Program Pulse Width			3	ms	$V_{GG} = -35\text{V}$, $V_{DD} = V_{prog} = -48\text{V}$
t_{DW}	Data Set Up Time	25			μs	
t_{DH}	Data Hold Time	10			μs	
t_{VW}	V_{DD} , V_{GG} Set Up	100			μs	
t_{VD}	V_{DD} , V_{GG} Hold	10		100	μs	
$t_{ACW}^{(2)}$	Address Complement Set Up	25			μs	
$t_{ACH}^{(2)}$	Address Complement Hold	25			μs	
t_{ATW}	Address True Set Up	10			μs	
t_{ATH}	Address True Hold	10			μs	

Note 2: All 8 address bits must be in the complement state when pulsed V_{DD} and V_{GG} move to their negative levels. The addresses (0 through 255) must be programmed as shown in the timing diagram for a minimum of 32 times.

SWITCHING CHARACTERISTICS FOR PROGRAMMING OPERATION


PROGRAM OPERATION

Conditions of Test:

Input pulse rise and fall times $\leq 1\mu\text{sec}$

$\overline{\text{CS}} = 0\text{V}$

PROGRAM WAVEFORMS



PROGRAMMING OPERATION OF THE 8702A

When the Data Input for the Program Mode is:	Then the Data Output during the Read Mode is:
$V_{ILIP} \sim -48\text{V}$ pulsed	Logic 1 = V_{OH} = 'P' on tape
$V_{IHP} \sim 0\text{V}$	Logic 0 = V_{OL} = 'N' on tape

WORD	ADDRESS							
	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	1
255	1	1	1	1	1	1	1	1

Address Logic Level During Read Mode: Logic 0 = V_{IL} ($\sim .3\text{V}$) Logic 1 = V_{IH} ($\sim 3\text{V}$)
 Address Logic Level During Program Mode: Logic 0 = V_{IL2P} ($\sim -40\text{V}$) Logic 1 = V_{IHP} ($\sim 0\text{V}$)

PROGRAMMING INSTRUCTIONS FOR THE 8702A

I. Operation of the 8702A in Program Mode

Initially, all 2048 bits of the ROM are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit locations.

Word address selection is done by the same decoding circuitry used in the READ mode (see table on page 6 for logic levels). All 8 address bits must be in the binary complement state when pulsed V_{DD} and V_{GG} move to their negative levels. The addresses must be held in their binary complement state for a minimum of 25 μsec after V_{DD} and V_{GG} have moved to their negative levels. The addresses must then make the transition to their true state a minimum of 10 μsec before the program pulse is applied. The addresses should be programmed in the sequence 0 through 255 for a minimum of 32 times. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (-48V) will program a "1" and a high data input level (ground) will leave a "0" (see table on page 6). All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals.

During the programming, V_{GG} , V_{DD} and the Program Pulse are pulsed signals.

II. Programming of the 8702A Using Intel[®] Microcomputers

Intel provides low cost program development systems which may be used to program its electrically programmable ROMs. Note that the programming specifications that apply to the 8702A are identical to those for Intel's 1702A.

A. Intellec[®]

The Intellec series of program development systems, the Intellec 8/Mod 8 and Intellec 8/Mod 80, are used as program development tools for the 8008 and 8080 microprocessors respectively. As such, they are equipped with a PROM programmer card and may be used to program Intel's electrically programmable and ultraviolet erasable ROMs.

An ASR-33 teletype terminal is used as the input device. Through use of the Intellec software system monitor, programs to be loaded into PROM may be typed in directly or loaded through the paper tape reader. The system monitor allows the program to be reviewed or altered at will prior to actually programming the PROM. For more complete information on these program development systems, refer to the Intel Microcomputer Catalog or the Intellec Specifications.

- B. Users of the SIM8 microcomputer programming systems may also program the 8702A using the MP7-03 programmer card and the appropriate control ROMs:
SIM8 system—Control ROMs
A0860, A0861 and A0863.

III. 8702A Erasing Procedure

The 8702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537Å. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W-sec/cm². Examples of ultraviolet sources which can erase the 8702A in 10 to 20 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without short-wave filters, and the 8702A to be erased should be placed about one inch away from the lamp tubes.