

64-BIT BIPOLAR SCRATCH PAD | 82S25 MEMORY (16x4 RAM)

FEBRUARY 1975

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S25 is a 64-bit, Schottky clamped TTL, Read-Write Random Access Memory ideal for use in scratch pad and high-speed buffer memory applications.

The 82S25 is a fully decoded memory array organized as 16 words of 4 bits each, with separate input and output lines. It features PNP inputs, one chip enable line, and open collector outputs for ease of memory expansion.

The outputs of the 82S25 assume a logic "1" state during write. This allows both memory inputs and outputs to share a common bus for minimizing interconnections, and more effective utilization of common I/O circuitry.

The 82S25 is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S25, B or F. For the military temperature range (-55° C to +125°C) specify S82S25, F only.


FEATURES

- ORGANIZATION 16 X 4
- ADDRESS ACCESS TIME: \$82\$25 - 60ns, MAXIMUM N82\$25 - 50ns, MAXIMUM
- WRITE CYCLE TIME: \$82\$25 - 50ns, MAXIMUM \$82\$25 - 35ns, MAXIMUM
- POWER DISSIPATION 6.25mW/BIT, TYPICAL
- INPUT LOADING: \$82\$25 — (-150μA) MAXIMUM N82\$25 — (-100μA) MAXIMUM
- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OPEN COLLECTOR OUTPUTS
- 16 PIN CERAMIC DIP

APPLICATIONS

SCRATCH PAD MEMORY BUFFER MEMORY PUSH DOWN STACKS CONTROL STORE

PIN CONFIGURATION




TRUTH TABLE

MODE	CE	WE	In	D̄n
Read	0	1	×	Complement of data stored
Write "0"	0	0	0	1
Write "1"	0	0	1	1
Disabled	1	Х	Х	1

X = Don't care.

BLOCK DIAGRAM



64-BIT BIPOLAR SCRATCH PAD MEMORY (16 X 4 RAM) = 82S25

ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RATING	UNIT
V _{cc}	Power Supply Voltage	+7	Vdc
V _{in}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage	+5.5	Vdc
TA	Operating Temperature Range (N82S25) (S82S25)	0° to +75° -55° to +125°	°c °c
T _{stg}	Storage Temperature Range	-65° to +150°	°C

$\begin{array}{lll} \textbf{ELECTRICAL CHARACTERISTICS} & S82S25 & -55^{\circ}\text{C} \leqslant T_{A} \leqslant +125^{\circ}\text{C}, \, 4.5\text{V} \leqslant \text{V}_{CC} \leqslant 5.5\text{V} \\ N82S25 & 0^{\circ}\text{C} \leqslant T_{A} \leqslant +75^{\circ}\text{C}, \, 4.75\text{V} \leqslant \text{V}_{CC} \leqslant 5.25\text{V} \\ \end{array}$

DADAMETED		TECT CONDITIONS	S82S25 ^{1,2,3}			N82S25 ^{1,2,3}			
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁸	MAX	MIN	TYP ⁸	MAX	UNIT
IIL	"0" Input Current	V _{IN} = 0.45V		-10	-150		-10	-100	μΑ
Iн	"1" Input Current	V _{IN} = 5.5V			25			10	μΑ
V_{IL}	"0" Level Input Voltage	V _{CC} = MIN			.80			.85	V
VIH	"1" Level Input Voltage	V _{CC} = MAX	2.0			2.0			V
V_{IC}	Input Clamp Voltage	I _{IN} = -12mA, V _{CC} = MIN (Note 6)		-1.0	-1.5		-1.0	-1.5	\
V _{OL}	"0" Output Voltage	I _{OUT} = 16mA, V _{CC} = MIN (Notes 4, 5)		0.35	0.5		0.35	0.45	V
CIN	Input Capacitance	$V_{IH} = 2.0V, V_{CC} = 5.0V$		5			5		рF
C _{OUT}	Output Capacitance	$V_{OUT} = 2.0V, V_{CC} = 5.0V,$ $\overline{CE} = "1"$		8		1	8		pF
Icc	Power Supply Current	(Note 5)		80	120		80	105	mA
lolk	Output Leakage Current	CE = "1", V _{OUT} = 5.5V, V _{CC} = MIN		<1	100		<1.0	100	μΑ


NOTES

- 1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. Positive current is defined as into the terminal referenced.
- 3. Positive logic definition: "1" = HIGH ≈ +5.0V; "0" = LOW ≈ GRD.
- 4. Output sink current is supplied through a resistor to $V_{\mbox{\footnotesize{CC}}}$.
- 5. All sense outputs in "0" state.
- 6. Test each input one at a time.
- 7. To guarantee a WRITE into the slowest bit.
- 8. Typical values are at V_{CC} = +5.0V and T_A = +25°C.

SWITCHING CHARACTERISTICS $\begin{array}{lll} S82S25 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \ 4.5 V \leqslant V_{CC} \leqslant 5.5 V \\ N82S25 & 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \ 4.75 V \leqslant V_{CC} \leqslant 5.25 V \end{array}$

			S82S25			N82S25			
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁸	MAX	MIN	TYP ⁸	MAX	UNIT
Propaga	ation Delays								
TAA	Address Access Time			35	60		35	50	ns
T_CE	Chip Enable Access Time			20	35		20	35	ns
T_CD	Chip Enable Output Disable Time			20	35		20	35	ns
T_{WD}	Write Enable to Output Disable Time			20	30		20	25	ns
T_{WR}	Write Recovery Time			35	60		35	50	ns
Write S	et-up Times	$R_1 = 270\Omega$ $R_2 = 600\Omega$							
T_{WSA}	Address to Write Enable	C _L = 30pF	10	-8		0	-8		ns
T_{WSD}	Data In to Write Enable		25	5		20	5		ns
T_{WSC}	CE to Write Enable		0	-5		0	-5		ns
Write H	lold Times								
T_{WHA}	Address to Write Enable		10	0		5	0		ns
T_{WHD}	Data In to Write Enable		10	-3		5	-3		ns
T_{WHC}	CE to Write Enable		5	0		5	0		ns
T_WP	Write Enable Pulse Width (Note 7)		30	18		30	18		ns


AC TEST LOAD AND WAVEFORMS




SWITCHING PARAMETERS MEASUREMENT INFORMATION

READ CYCLE


ADDRESS ACCESS TIME



CHIP ENABLE/DISABLE TIMES



WRITE CYCLE



MEMORY TIMING DEFINITIONS

	note in the period of the peri					
TWF	Delay between end of WRITE ENABLE pulse and when DATA OUTPUT becomes valid. (Assuming	T _{WHD}	Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.			
	ADDRESS still valid $-$ not as shown.)	T_WP	Width of WRITE ENABLE pulse.			
T _{CE}	(with ADDRESS valid) and when DATA OUTPUT		Required delay between beginning of valid ADD-RESS and beginning of WRITE ENABLE pulse.			
T _{CD}	becomes valid. Delay between when CHIP ENABLE becomes high	T_{WSD}	Required delay between beginning of valid DAT INPUT and end of WRITE ENABLE pulse.			
	and DATA OUTPUT is in off state.	T_{WD}	Delay between beginning of WRITE ENABLE puls			
$ T_{AA}$	Delay between beginning of valid ADDRESS (with		and when DATA OUTPUT is in off state.			
	CHIP ENABLE low) and when DATA OUTPUT becomes valid.		Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.			
Tws	Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.	T _{WHA}	Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.			