## 2048 BIT BIPOLAR RAM (256X8) 2304-BIT BIPOLAR RAM (256X9)

**OBJECTIVE SPECIFICATION** 

### DESCRIPTION

The 82S208 and 82S210 data inputs and outputs are common (common I/O) with separate output disable (OD) line that allows ease of read/write operations using a common bus.

The address inputs have a latch feature controlled by a latch control pin  $(\overline{L})$ . In the Transparent mode, the  $\overline{L}$  pin is held high and the read or write location is accessed directly from the address inputs. In the Latched mode, a negative transition on the  $\overline{L}$  line causes the present address state to be

### **TRUTH TABLE**

held in the address latches, independent of any other control signals. A positive pulse on the  $\overline{L}$  line will cause a new address state to be strobed into the latches.

**FEATURES** 

• Access time:

• Tri-state outputs

Address: 60ns max

Strobe: 70ns max

On-chip address latches

Schottky clamped TTL

### .....

82S208-F • 82S210-F,N



### **TYPICAL I/O STRUCTURE**



### DN MODE WE CE OD ī IN/OUT Disable output Х х х High Z 1 **Disable R/W** Х Х х High Z 1 Write Х Data in 0 0 1 Read х 0 0 Data out 1 Transparent address х х х 1 Hold address Х х Х 0 \_

X = Don't care

### **BLOCK DIAGRAM**



### **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER	RATING	UNIT
Vcc	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
Vo	Off-state output voltage	+5.5	Vdc
	Temperature range		°C
TA	Operating	0 to +75	
TSTG	Storage	-65 to +150	

# signetics

# 2048-BIT BIPOLAR RAM (256X8) 2304-BIT BIPOLAR RAM (256X9)

**OBJECTIVE SPECIFICATION** 

### DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{A} + 75^{\circ}C$ , $4.75V \le V_{CC} 5.25V1$

-			LIMITS2			
F	Input voltage   VIL Low   VIH High   VIC Clamp4   Output voltage Output voltage   VOL Low   VOH High   Input current Input current   IIL Low   INPUt current Input current   IQ Output current   IO Hi-Z state   IOS Short circuit4.5   ICC Supply current   Capacitance Input   Cour Output	TEST CONDITIONS	Min	Тур <sup>3</sup>	Max	UNIT
	Input voltage					V
VIL	Low				.85	
Vін	High		2.0			
Vic	Clamp <sup>4</sup>	l <sub>IN</sub> = -18mA		-0.8	-1.2	
	Output voltage	CE = Low, OD = Low				v
Vol		IOUT = 9.6mA			0.5	
Vон	High	$I_{OUT} = -2mA$ ,	2.4	3.3		
		High stored				
	Input current					μA
hL.	Low	V <sub>IN</sub> = 0.45V			-100	
Ιн	High	V <sub>IN</sub> + 5.5V			25	
	Output current					
IO(OFF)	Hi-Z state	$CE = Low, OD = High, V_{OUT} = 5.5V$			40	μA
		CE = High, V <sub>OUT</sub> = 0.5V			-100	
los	Short circuit <sup>4,5</sup>	V <sub>OUT</sub> = 0V	-20		-70	mA
lcc	Supply current	×		135	185	mA
	Capacitance	V <sub>CC</sub> = 5.0V		1		pF
CIN	Input	$V_{IN} = 2.0V$		5		•
Cout	Output	$V_{OUT} = 2.0V, CE = High, OD = High$		8		

### AC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le 70^{\circ}C, 4.75V \le V_{CC} \le 5.25V$

	PARAMETER	70	FROM	LIMITS			
		то		Min	Тур	Max	UNIT
	Access time						ns
TAA	Address	Output	Address			60	
TAL	Strobe	Output	Latch			70	
 	Enable time						ns
TOE	Output	Output	OD		1	35	
TCE	Output	Output	Chip enable			35	
	Disable time						ns
TOD	Output	Output	OD	1		35	
TCD	Output	Output	Chip enable				
 	Pulse width						ns
TWL	Strobe			20			
тw	Write			40	1.2		
	Setup and hold time						ns
TSL	Setup time	Latch	Address	5			
THL	Hold time	Address	Latch	10			
TSSA	Setup time (strobe)	Latch	Address	0			
T <sub>SC</sub>	Setup time	Write	Chip enable				
THC	Hold time	Chip enable	Write	5			
TSD	Setup time	Write	Data	35		·	
T <sub>HD</sub>	Hold time	Data	Write	10	1	1	
 TSA	Setup time	Write	Address	10			1
THA	Hold time	Address	Write	10		}	
TSLW	Setup time	Write	Latch	15		1	1
THLW	Hold time	Latch	Write	10			
 T <sub>S01</sub>	Setup time (from	Chip enable	OD	5		1	1
	disabled state)					1	1
T <sub>S02</sub>	Setup time (from	Data in	OD	35		1	
	enabled state)						
Тно	Hold time	OD	Chip enable	5			

NOTES on following page.

# signetics

82S208-F • 82S210-F.N

82S208 (T.S.) 82\$210 (T.S.

# 2048-BIT BIPOLAR RAM (256X8) 2304-BIT BIPOLAR RAM (256X9)

### **OBJECTIVE SPECIFICATION**

### NOTES

- 1. The operating ambient temperature ranges are guaranteed with transverse air flow
- exceeding 400 linear feet per minute and a 2-minute warmup.
- 2. All voltages are with respect to network ground terminal.
- 3. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ . 4. Measured on one pin at a time.
- Duration of I<sub>OS</sub> test should not exceed one second.

### **TIMING DIAGRAMS**







82S208 (T.S.) 82S210 (T.S.) 82S208-F • 82S210-F,N