

## DESCRIPTION

The 82S130 and 82S131 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S130 and 82S131 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S130 and 82S131 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0° to +75°C) specify N82S130/131, F or N, and for the military temperature range (-55°C to +125°C) specify S82S130/131, F.


## FEATURES

- Address access time:  
N82S130/131: 50ns max  
S82S130/131: 70ns max
- Power dissipation: 0.3mW/bit typ
- Input loading:  
N82S130/131: -100 $\mu$ A max  
S82S130/131: -150 $\mu$ A max
- On-chip address decoding
- Output options:  
82S130: Open collector  
82S131: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


## APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

## PIN CONFIGURATION



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V <sub>CC</sub> Supply voltage	+7	Vdc
V <sub>IN</sub> Input voltage	+5.5	Vdc
V <sub>OH</sub> Output voltage		Vdc
High (82S130)	+5.5	
Off-state (82S131)	+5.5	
Temperature range		°C
T <sub>A</sub> Operating		
N82S130/131	0 to +75	
S82S130/131	-55 to +125	
T <sub>STG</sub> Storage	-65 to +150	

**DC ELECTRICAL CHARACTERISTICS** N82S130/131:  $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$   
 S82S130/131:  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS	N82S130/131			S82S130/131			UNIT
		Min	Typ <sup>1</sup>	Max	Min	Typ <sup>1</sup>	Max	
$V_{IL}$ $V_{IH}$ $V_{IC}$	Input voltage Low High Clamp							V
		2.0	-0.8	-1.2	2.0	0.8	-1.2	
$V_{OL}$ $V_{OH}$	Output voltage Low High (82S131)			0.45			0.5	V
		2.4			2.4			
$I_{IL}$ $I_{IH}$	Input current Low High		40 .85				-150 50	$\mu\text{A}$
$I_{OLK}$ $I_{O(OFF)}$	Output current Leakage (82S130) Hi-Z state (82S131)			40 40 -40			60 60 -60	$\mu\text{A}$ $\mu\text{A}$
$I_{OS}$	Short circuit (82S131)			-70	-15		-85	mA
$I_{CC}$	$V_{CC}$ supply current		120	140		120	140	mA
$C_{IN}$ $C_{OUT}$	Capacitance Input Output		5 8			5 8		pF

**AC ELECTRICAL CHARACTERISTICS**  $R_1 = 270\Omega$ ,  $R_2 = 600\Omega$ ,  $C_L = 30\text{pF}$


N82S130/131:  $0^{\circ} \leq T_A \leq +75^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$   
 S82S130/131:  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82S130/131			S82S130/131			UNIT
			Min	Typ <sup>1</sup>	Max	Min	Typ <sup>1</sup>	Max	
$T_{AA}$ $T_{CE}$	Access time Output Output	Address Chip enable		40 20	50 30		40 20	70 40	ns
$T_{CD}$	Disable time Output	Chip disable		20	30		20	40	ns


## NOTES

- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $T_A = +25^{\circ}\text{C}$ .
- Positive current is defined as into the terminal referenced.

## TEST LOAD CIRCUIT



## VOLTAGE WAVEFORM



**PROGRAMMING SYSTEMS SPECIFICATIONS** (Testing of these limits may cause programming of device.)  $T_A = +25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
$V_{CCP}$ Power supply voltage To program <sup>1</sup>	$I_{CCP} = 375 \pm 75\text{mA}$ , Transient or steady state	8.5	8.75	9.0	V
$V_{CCH}$ Verify limit $V_{CCL}$ Upper Lower		5.3 4.3	5.5 4.5	5.7 4.7	V
$V_S$ Verify threshold <sup>2</sup> $I_{CCP}$ Programming supply current	$V_{CCP} = +8.75 \pm .25\text{V}$	1.4 300	1.5	1.6 450	V mA
$V_{IH}$ Input voltage High $V_{IL}$ Low		2.4 0	0.4	5.5 0.8	V
$I_{IH}$ Input current High $I_{IL}$ Low	$V_{IH} = +5.5\text{V}$ $V_{IL} = +0.4\text{V}$			50 -500	$\mu\text{A}$
$V_{OUT}$ Output programming voltage <sup>3</sup>  $I_{OUT}$ Output programming current $T_R$ Output pulse rise time $t_P$ $\overline{CE}$ programming pulse width $t_D$ Pulse sequence delay $T_{PR}$ Programming time $T_{PSI}$ Initial programming pause $\frac{T_{PR}}{T_{PR}+T_{PS}}$ Programming duty cycle <sup>4</sup> $F_L$ Fusing attempts per link	$I_{OUT} = 200 \pm 20\text{mA}$ , Transient or steady state $V_{OUT} = +17 \pm 1\text{V}$     $V_{CCP} = V_{CCP}$ $V_{CC} = 0\text{V}$	16.0 180 10 0.3 10 6	17.0 200 0.4	18.0 220 50 0.5 12 50 2	V mA $\mu\text{s}$ ms $\mu\text{s}$ sec sec % cycle

**NOTES**

1. Bypass  $V_{CC}$  to GND with a  $0.01\mu\text{F}$  capacitor to reduce voltage spikes.
2.  $V_S$  is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. Care should be taken to insure the  $17 \pm 1\text{V}$  output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
4. Programming duty cycle is 50% after continuous programming at 100% duty cycle.
5. This is an updated method of programming and does not obsolete any programming systems presently being used.

**PROGRAMMING PROCEDURE**

1. Terminate all device outputs with a 10K resistor to  $V_{CC}$ . Apply  $\overline{CE}_1 = \text{High}$ .
2. Select the Address to be programmed, and raise  $V_{CC}$  to  $V_{CCP} = 8.75 \pm .25\text{V}$ .
3. After  $10\mu\text{s}$  delay, apply  $V_{OUT} = +17 \pm 1\text{V}$  to the output to be programmed. Program one output at the time.
4. After  $10\mu\text{s}$  delay, pulse the  $\overline{CE}_1$  input to logic low for 0.3 to 0.5ms.
5. After  $10\mu\text{s}$  delay, remove  $+17\text{V}$  from the programmed output.
6. To verify programming, after  $10\mu\text{s}$  delay, lower  $V_{CC}$  to  $V_{CCH} = +5.5 \pm .2\text{V}$ , and apply a logic low level to the  $\overline{CE}$  input. The programmed output should remain in the high state. Again, lower  $V_{CC}$  to  $V_{CCL} = +4.5 \pm .2\text{V}$ , and verify that the programmed output remains in the high state.
7. Raise  $V_{CC}$  to  $V_{CCP} = 8.75 \pm .25\text{V}$ , and repeat steps 3 through 6 to program other bits at the same address.
8. After  $10\mu\text{s}$  delay, repeat steps 2 through 7 to program all other address locations.

## TYPICAL PROGRAMMING SEQUENCE

