

FEBURARY 1975

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S10/11 is a high speed 1024-bit random access memory organized as 1024 words X 1 bit. With a typical access time of 30ns, it is ideal for cache buffer applications and for systems requiring very high speed main memory.

Both the 82S10 and 82S11 require a single +5 volts power supply and feature very low current PNP input structures. They are fully TTL compatible, and include on-chip decoding and a chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both 82S10 and 82S11 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to $+75^{\circ}\text{C}$) specify N82S10/11, I. For the military temperature range (-55°C to $+125^{\circ}\text{C}$) specify S82S10/11, I.


FEATURES

- ORGANIZATION – 1024 X 1
- ADDRESS ACCESS TIME:
 - S82S10/11 – 70ns, MAXIMUM
 - N82S10/11 – 45ns, MAXIMUM
- WRITE CYCLE TIME:
 - S82S10/11 – 75ns, MAXIMUM
 - N82S10/11 – 45ns, MAXIMUM
- POWER DISSIPATION – 0.5mW/BIT, TYPICAL
- INPUT LOADING:
 - S82S10/11 – ($-150\mu\text{A}$) MAXIMUM
 - N82S10/11 – ($-100\mu\text{A}$) MAXIMUM
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTIONS:
 - 82S10 – OPEN COLLECTOR
 - 82S11 – TRI-STATE
- NON-INVERTING OUTPUT
- BLANKED OUTPUT DURING WRITE
- 16 PIN CERAMIC PACKAGE

APPLICATIONS

- HIGH SPEED MAIN FRAME
- CACHE MEMORY
- BUFFER STORAGE
- WRITABLE CONTROL STORE

PIN CONFIGURATION




TRUTH TABLE

MODE	CE	WE	DIN	DOUT	
				82S10	82S11
READ	0	1	X	STORED DATA	STORED DATA
WRITE "0"	0	0	0	1	High-Z
WRITE "1"	0	0	1	1	High-Z
DISABLED	1	X	X	1	High-Z

X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER ¹		RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{in}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage (82S10)	+5.5	Vdc
V _O	Off-State Output Voltage (82S11)	+5.5	Vdc
T _A	Operating Temperature Range (N82S10/11) (S82S10/11)	0° to +75° -55° to +125°	°C
T _{stg}	Storage Temperature Range	-65° to +150°	°C

ELECTRICAL CHARACTERISTICS⁹ S82S10/11 -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5
 N82S10/11 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25

PARAMETER	TEST CONDITIONS	S82S10/11			N82S10/11			UNIT
		MIN	TYP ²	MAX	MIN	TYP ²	MAX	
V _{IL}	Low Level Input Voltage	V _{CC} = MIN (Note 1)		.80			.85	V
V _{IH}	High Level Input Voltage	V _{CC} = MAX (Note 1)	2.1		2.1			V
V _{IC}	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -12mA (Note 1, 7)		-1.0	-1.5		-1.0	V
V _{OL}	Low Level Output Voltage	V _{CC} = MIN, I _{OL} = 16mA (Note 1, 8)	0.35	0.50	0.35	0.45		V
V _{OH}	High Level Output Voltage (82S11)	V _{CC} = MIN, I _{OH} = -2mA (Note 1, 5)	2.4		2.4			V
I _{OLK}	Output Leakage Current (82S10)	V _{CC} = MAX, V _{OUT} = 5.5V (Note 6)		1	60	1	40	μA
I _{O(OFF)}	Hi-Z State Output Current (82S11)	V _{CC} = MAX, V _{OUT} = 5.5V V _{CC} = MAX, V _{OUT} = 0.45V (Note 6)		1	100	1	60	μA
I ₁			-1	-100		-1	-60	μA
I _{IL}	Low Level Input Current	V _{IN} = 0.45V		-10	-150	-10	-100	μA
I _{IH}	High Level Input Current	V _{IN} = 5.5V		1	40	1	25	μA
I _{OS}	Short Circuit Output Current (82S11)	V _{CC} = MAX, V _{OUT} = 0V (Note 3)	-20		-20		-100	mA
I _{CC}	V _{CC} Supply Current	V _{CC} = MAX (Note 4) 0 < T _A < 25°C T _A ≥ 25°C T _A ≤ 0°C		120	155	120	155	mA
C _{IN}	Input Capacitance	V _{CC} = 5.0V, V _{IN} = 2.0V		4		4		pF
C _{OUT}	Output Capacitance	V _{CC} = 5.0V, V _{OUT} = 2.0V		7		7		pF

NOTES:


- All voltage values are with respect to network ground terminal.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- Duration of the short-circuit should not exceed one second.
- I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- Measured with V_{IL} applied to CE and a logic "1" stored.
- Measured with V_{IH} applied to CE.
- Test each input one at the time.
- Measured with a logic "0" stored. Output sink current is supplied through a resistor to V_{CC}.
- The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:

Φ_{JA} Junction to Ambient at 400 fpm air flow — 50°C/Watt
 Φ_{JA} Junction to Ambient — still air — 90°C/Watt
 Φ_{JA} Junction to Case — 20°C/Watt

SWITCHING CHARACTERISTICS³

S82S10/11 $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5$
 N82S10/11 $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25$

PARAMETER	TEST CONDITIONS	S82S10/11			N82S10/11			UNIT	
		MIN	TYP ¹	MAX	MIN	TYP ¹	MAX		
Propagation Delays									
T _{AA}	Address Access Time			30	70		30	45	ns
T _{C E}	Chip Enable Access Time			15	45		15	30	ns
T _{C D}	Chip Enable Output Disable Time			15	45		15	30	ns
T _{WD}	Write Enable to Output Disable Time			20	45		20	30	ns
T _{WR}	Write Recovery Time			20	45		20	30	ns
Write Set-up Times		$C_L = 30\text{pF}$ $R_1 = 270\Omega$ $R_2 = 600\Omega$							
T _{WSA}	Address to Write Enable								
T _{WSD}	Data In to Write Enable								
T _{WSC}	$\overline{\text{CE}}$ to Write Enable								
Write Hold Times									
T _{WHA}	Address to Write Enable								
T _{WHD}	Data In to Write Enable								
T _{WHC}	$\overline{\text{CE}}$ to Write Enable								
T _{WP}	Write Enable Pulse Width (Note 2)								

AC TEST LOAD**NOTES:**

1. Typical values are at $V_{CC} = +5.0\text{V}$, and $T_A = +25^{\circ}\text{C}$.
2. Minimum required to guarantee a WRITE into the slowest bit.
3. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:


θ_{JA} Junction to Ambient at 400 fpm air flow - $50^{\circ}\text{C}/\text{Watt}$

θ_{JA} Junction to Ambient - still air - $90^{\circ}\text{C}/\text{Watt}$


θ_{JA} Junction to Case - $20^{\circ}\text{C}/\text{Watt}$

SWITCHING PARAMETERS MEASUREMENT INFORMATION


READ CYCLE



CHIP ENABLE/DISABLE TIMES



WRITE CYCLE



MEMORY TIMING DEFINITIONS

T _{WR}	Delay between end of WRITE ENABLE pulse and when DATA OUTPUT becomes valid. (Assuming ADDRESS still valid—not as shown.)	T _{WHD}	Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.
T _{CE}	Delay between beginning of CHIP ENABLE low (with ADDRESS valid) and when DATA OUTPUT becomes valid.	T _{WP}	Width of WRITE ENABLE pulse.
T _{CD}	Delay between when CHIP ENABLE becomes high and DATA OUTPUT is in off state.	T _{WSA}	Required delay between beginning of valid ADDRESS and beginning of WRITE ENABLE pulse.
T _{AA}	Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.	T _{WSD}	Required delay between beginning of valid DATA INPUT and end of WRITE ENABLE pulse.
T _{WSC}	Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.	T _{WD}	Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT is in off state.
		T _{WHC}	Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.
		T _{WHA}	Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.