

FEBURARY 1975

DIGITAL 8000 SERIES TTL/MEMORY

### DESCRIPTION

The 82S10/11 is a high speed 1024-bit random access memory organized as 1024 words X 1 bit. With a typical access time of 30ns, it is ideal for cache buffer applications and for systems requiring very high speed main memory.

Both the 82S10 and 82S11 require a single +5 volts power supply and feature very low current PNP input structures. They are fully TTL compatible, and include on-chip decoding and a chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both 82S10 and 82S11 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S10/11, I. For the military temperature range (-55°C to +125°C) specify S82S10/11, I.


### FEATURES

- ORGANIZATION – 1024 X 1
- ADDRESS ACCESS TIME:  
S82S10/11 – 70ns, MAXIMUM  
N82S10/11 – 45ns, MAXIMUM
- WRITE CYCLE TIME:  
S82S10/11 – 75ns, MAXIMUM  
N82S10/11 – 45ns, MAXIMUM
- POWER DISSIPATION – 0.5mW/BIT, TYPICAL
- INPUT LOADING:  
S82S10/11 – (-150μA) MAXIMUM  
N82S10/11 – (-100μA) MAXIMUM
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTIONS:  
82S10 – OPEN COLLECTOR  
82S11 – TRI-STATE
- NON-INVERTING OUTPUT
- BLANKED OUTPUT DURING WRITE
- 16 PIN CERAMIC PACKAGE

### APPLICATIONS

HIGH SPEED MAIN FRAME  
CACHE MEMORY  
BUFFER STORAGE  
WRITABLE CONTROL STORE

### PIN CONFIGURATION




### TRUTH TABLE

| MODE      | CE | WE | DIN | DOUT        |             |
|-----------|----|----|-----|-------------|-------------|
|           |    |    |     | 82S10       | 82S11       |
| READ      | 0  | 1  | X   | STORED DATA | STORED DATA |
| WRITE "0" | 0  | 0  | 0   | 1           | High-Z      |
| WRITE "1" | 0  | 0  | 1   | 1           | High-Z      |
| DISABLED  | 1  | X  | X   | 1           | High-Z      |

X = Don't care.

### BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| PARAMETER <sup>1</sup>                            | RATING        | UNIT |
|---------------------------------------------------|---------------|------|
| V <sub>CC</sub> Power Supply Voltage              | +7            | Vdc  |
| V <sub>in</sub> Input Voltage                     | +5.5          | Vdc  |
| V <sub>OH</sub> High Level Output Voltage (82S10) | +5.5          | Vdc  |
| V <sub>O</sub> Off-State Output Voltage (82S11)   | +5.5          | Vdc  |
| T <sub>A</sub> Operating Temperature Range        | 0° to +75°    | °C   |
|                                                   | -55° to +125° | °C   |
| T <sub>stg</sub> Storage Temperature Range        | -65° to +150° | °C   |

**ELECTRICAL CHARACTERISTICS<sup>9</sup>** S82S10/11 -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5  
N82S10/11 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25

| PARAMETER                                             | TEST CONDITIONS                                                                                            | S82S10/11 |                  |      | N82S10/11 |                  |      | UNIT |
|-------------------------------------------------------|------------------------------------------------------------------------------------------------------------|-----------|------------------|------|-----------|------------------|------|------|
|                                                       |                                                                                                            | MIN       | TYP <sup>2</sup> | MAX  | MIN       | TYP <sup>2</sup> | MAX  |      |
| V <sub>IL</sub> Low Level Input Voltage               | V <sub>CC</sub> = MIN (Note 1)                                                                             |           |                  | .80  |           |                  | .85  | V    |
| V <sub>IH</sub> High Level Input Voltage              | V <sub>CC</sub> = MAX (Note 1)                                                                             | 2.1       |                  |      | 2.1       |                  |      | V    |
| V <sub>IC</sub> Input Clamp Voltage                   | V <sub>CC</sub> = MIN, I <sub>IN</sub> = -12mA (Note 1, 7)                                                 |           | -1.0             | -1.5 |           | -1.0             | -1.5 | V    |
| V <sub>OL</sub> Low Level Output Voltage              | V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16mA (Note 1, 8)                                                  |           | 0.35             | 0.50 |           | 0.35             | 0.45 | V    |
| V <sub>OH</sub> High Level Output Voltage (82S11)     | V <sub>CC</sub> = MIN, I <sub>OH</sub> = -2mA (Note 1, 5)                                                  | 2.4       |                  |      | 2.4       |                  |      | V    |
| I <sub>OLK</sub> Output Leakage Current (82S10)       | V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 5.5V (Note 6)                                                    |           | 1                | 60   |           | 1                | 40   | μA   |
| I <sub>O(OFF)</sub> Hi-Z State Output Current (82S11) | V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 5.5V<br>V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0.45V (Note 6) |           | 1                | 100  |           | 1                | 60   | μA   |
|                                                       |                                                                                                            |           | -1               | -100 |           | -1               | -60  | μA   |
| I <sub>IL</sub> Low Level Input Current               | V <sub>IN</sub> = 0.45V                                                                                    |           | -10              | -150 |           | -10              | -100 | μA   |
| I <sub>IH</sub> High Level Input Current              | V <sub>IN</sub> = 5.5V                                                                                     |           | 1                | 40   |           | 1                | 25   | μA   |
| I <sub>OS</sub> Short Circuit Output Current (82S11)  | V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0V (Note 3)                                                      | -20       |                  | -100 | -20       |                  | -100 | mA   |
| I <sub>CC</sub> V <sub>CC</sub> Supply Current        | V <sub>CC</sub> = MAX (Note 4)                                                                             |           |                  |      |           |                  |      |      |
|                                                       | 0 < T <sub>A</sub> < 25°C                                                                                  |           | 120              | 155  |           | 120              | 155  | mA   |
|                                                       | T <sub>A</sub> ≥ 25°C                                                                                      |           | 95               | 130  |           | 95               | 130  | mA   |
|                                                       | T <sub>A</sub> ≤ 0°C                                                                                       |           |                  | 170  |           |                  | 170  | mA   |
| C <sub>IN</sub> Input Capacitance                     | V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 2.0V                                                             |           | 4                |      |           | 4                |      | pF   |
| C <sub>OUT</sub> Output Capacitance                   | V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 2.0V                                                            |           | 7                |      |           | 7                |      | pF   |


## NOTES:

- All voltage values are with respect to network ground terminal.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Duration of the short-circuit should not exceed one second.
- I<sub>CC</sub> is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- Measured with V<sub>IL</sub> applied to  $\overline{CE}$  and a logic "1" stored.
- Measured with V<sub>IH</sub> applied to  $\overline{CE}$ .
- Test each input one at the time.
- Measured with a logic "0" stored. Output sink current is supplied through a resistor to V<sub>CC</sub>.
- The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:  
 $\phi_{JA}$  Junction to Ambient at 400 fpm air flow - 50°C/Watt  
 $\phi_{JA}$  Junction to Ambient - still air - 90°C/Watt  
 $\phi_{JA}$  Junction to Case - 20°C/Watt

**SWITCHING CHARACTERISTICS<sup>3</sup>**

S82S10/11  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.5\text{V} \leq V_{CC} \leq 5.5$   
 N82S10/11  $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25$


| PARAMETER          |                                        | TEST CONDITIONS                                                         | S82S10/11 |                  |     | N82S10/11 |                  |     | UNIT |  |
|--------------------|----------------------------------------|-------------------------------------------------------------------------|-----------|------------------|-----|-----------|------------------|-----|------|--|
|                    |                                        |                                                                         | MIN       | TYP <sup>1</sup> | MAX | MIN       | TYP <sup>1</sup> | MAX |      |  |
| Propagation Delays |                                        |                                                                         |           |                  |     |           |                  |     |      |  |
| T <sub>AA</sub>    | Address Access Time                    | C <sub>L</sub> = 30pF<br>R <sub>1</sub> = 270Ω<br>R <sub>2</sub> = 600Ω |           | 30               | 70  |           | 30               | 45  | ns   |  |
| T <sub>CE</sub>    | Chip Enable Access Time                |                                                                         |           | 15               | 45  |           | 15               | 30  | ns   |  |
| T <sub>CD</sub>    | Chip Enable Output Disable Time        |                                                                         |           | 15               | 45  |           | 15               | 30  | ns   |  |
| T <sub>WD</sub>    | Write Enable to Output Disable Time    |                                                                         |           | 20               | 45  |           | 20               | 30  | ns   |  |
| T <sub>WR</sub>    | Write Recovery Time                    |                                                                         |           | 20               | 45  |           | 20               | 30  | ns   |  |
| Write Set-up Times |                                        |                                                                         |           |                  |     |           |                  |     |      |  |
| T <sub>WSA</sub>   | Address to Write Enable                |                                                                         |           | 15               | 0   |           | 5                | 0   | ns   |  |
| T <sub>WSD</sub>   | Data In to Write Enable                |                                                                         |           | 55               | 35  |           | 40               | 35  | ns   |  |
| T <sub>WSC</sub>   | $\overline{\text{CE}}$ to Write Enable |                                                                         |           | 5                | 0   |           | 5                | 0   | ns   |  |
| Write Hold Times   |                                        |                                                                         |           |                  |     |           |                  |     |      |  |
| T <sub>WHA</sub>   | Address to Write Enable                |                                                                         | 10        | 0                |     | 5         | 0                | ns  |      |  |
| T <sub>WHD</sub>   | Data In to Write Enable                |                                                                         | 5         | 0                |     | 5         | 0                | ns  |      |  |
| T <sub>WHC</sub>   | $\overline{\text{CE}}$ to Write Enable |                                                                         | 5         | 0                |     | 5         | 0                | ns  |      |  |
| T <sub>WP</sub>    | Write Enable Pulse Width (Note 2)      |                                                                         | 50        | 25               |     | 35        | 25               | ns  |      |  |

**AC TEST LOAD**

**NOTES:**


- Typical values are at  $V_{CC} = +5.0\text{V}$ , and  $T_A = +25^{\circ}\text{C}$ .
- Minimum required to guarantee a WRITE into the slowest bit.
- The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:  
 $\theta_{JA}$  Junction to Ambient at 400 fpm air flow —  $50^{\circ}\text{C/Watt}$   
 $\theta_{JA}$  Junction to Ambient — still air —  $90^{\circ}\text{C/Watt}$   
 $\theta_{JA}$  Junction to Case —  $20^{\circ}\text{C/Watt}$

## SWITCHING PARAMETERS MEASUREMENT INFORMATION

## READ CYCLE



## WRITE CYCLE



## MEMORY TIMING DEFINITIONS

$T_{WR}$  Delay between end of WRITE ENABLE pulse and when DATA OUTPUT becomes valid. (Assuming ADDRESS still valid—not as shown.)

$T_{CE}$  Delay between beginning of CHIP ENABLE low (with ADDRESS valid) and when DATA OUTPUT becomes valid.

$T_{CD}$  Delay between when CHIP ENABLE becomes high and DATA OUTPUT is in off state.

$T_{AA}$  Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.

$T_{WSC}$  Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.

$T_{WHD}$  Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.

$T_{WP}$  Width of WRITE ENABLE pulse.

$T_{WSA}$  Required delay between beginning of valid ADDRESS and beginning of WRITE ENABLE pulse.

$T_{WSD}$  Required delay between beginning of valid DATA INPUT and end of WRITE ENABLE pulse.

$T_{WD}$  Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT is in off state.

$T_{WHC}$  Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.

$T_{WHA}$  Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.