

# PRESETTABLE HIGH SPEED DECADE/BINARY COUNTER

8290 8291

A,F,W PACKAGES

## DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8290 Decade Counter and 8291 Binary Counter are high speed devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8290 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.


The 8291 Binary Counter may be connected as a divide-bytwo, four, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated, output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits, A "0" on the reset lines produces "0" at all four outputs.

The counting operation is performed on the falling (negative going) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.

#### LOGIC DIAGRAMS AND TRUTH TABLES



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	NOTES
"1" Output Voltage	2.6	3.5		٧	0.8V	2.0V	2.0V		- 8	-200µA	6, 7
"0" Output Voltage		Ì	0.4	٧	0.8∨	0.8∨	0.8∨			9.6mA	6, 8
"0" Input Current									ļ	1	
Data Strobe	-0.1	1	-1.6	mA	0.4		5.25V		j		
Data Inputs	-0.1		-1.2	mA		0.4	ł			1	
Reset	-0.1	l	-2.8	mA	5.25V	]	0.4		ļ		
Clock 1	-0.1		-4.8	mA	5.25V		{	0.4	ĺ	1	
Clock 2 (8290)	-0.1		-4.8	mA	5.25V				0.4	l	
Clock 2 (8291)	-0.1	ĺ	-2.4	mA	5.25V		1		0.4	l	l
"1" Input Current		l								Į.	
Data Strobe	1	ľ	40	μΑ	4.5V	ł	0.0∨	1		ł	Į.
Data Inputs		ŀ	40	μА		4.5V	-		1		
Reset	l		80	μА	0.0V	ļ	4.5V			]	
Clock 1			80	μА	0.0V			4.5V			
Clock 2 (8290)		i	120	μΑ	0.0∨				4.5V		ľ
Clock 2 (8291)			80	μА	0.0V	1	{	1	4.5V	ĺ	
Output Short Circuit Current A	-20		-70	mA			1	1		0.0	10, 12
B, C, D	-10	ľ	-60	mA	0.0V		1	1	1	0.0	10, 12
Input Voltage Rating										1	
Data Strobe	5.5	l	1 1	V	10mA	ļ	1			1	1
Clock 1 & 2	5.5			V	1		ĺ	10mA	10mA	l	
Data Inputs	5.5	1		V	1	10mA	]				1
Reset	5.5	ĺ		V	1		10mA				1


## $T_A = 25^{\circ} C$ and $V_{CC} = 5.0 V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS						
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	NOTES
Power Consumption/	†	190/	255/	mW/			0.0V	0.0V	0.0∨		12
Supply Current		36.5	48.5	mΑ			}	l			1
Strobe Pulse Width		15		ns					AOUT		9
Reset Pulse Width		25		ns			)		AOUT	Ì	9
Strobe/Reset Release Time		20		ns					AOUT		9
Clock Mode ton Delay		1									
Bit A	1	12	25	ns							9
Bits B, C, D		15	30	ns					1	ļ	9
Clock Mode t off Delay									ĺ	1	1
Bit A	)	12	23	ns							9
Bits B, C, D		15	25	ns					1		9
Strobed Data t on Delay		}	ļ				ļ				ŀ
(All Bits)	1	31	42	ns			[	Ĭ		1	9
Strobed Data t off Delay		1					1				
(All Bits)		33	42	ns	ľ		ĺ	l	i	1	9
Toggle Rate	40	60		MHz			1				9
Clock Mode Switching Test		(	75	ns			7		{	}	9, 11


#### NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- 3. Positive current flow is defined as into the terminal referenced.
- 4. Positive NAND Logic definition:
- "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- 8. Output sink current is supplied through a resistor to V<sub>CC</sub>.
- 9. Refer to AC Test Figures.
- 10. Not more than one output should be shorted at a time.
- This test guarantees the device will reliably trigger on a pulse with 75ns fall-time.
- 12. V<sub>CC</sub> = 5.26V.

#### **SCHEMATIC DIAGRAM**





## **AC TEST FIGURES AND WAVEFORMS**



### AC TEST FIGURES AND WAVEFORMS (Cont'd)

## STROBED DATA ton/toff DELAY







STROBE, PA = 2.6V PW = 300ns, 50% to 50% PRR = 1MHz

t<sub>r</sub> = t<sub>f</sub> = 5ns

DATA, PA = 2.6V PW = 500ns, 50% to 50% PRR = 500kHz t<sub>r</sub> = t<sub>f</sub> = 5ns

#### **CLOCK MODE SWITCHING TEST**






8290


8291


INPUT PULSE:
Amplitude = 3.4V
PW = 100ns, 50% to 50%
PRR = 2.5MHz
t<sub>r</sub> = 20ns, t<sub>r</sub> = 75ns



## AC TEST FIGURES AND WAVEFORMS (Cont'd)









INPUT PULSE:
Amplitude = 2.6V
t, = t, = 5ns


#### MINIMUM RESET PULSE WIDTH





INPUT PULSE:
Amplitude = 2.6V
f<sub>T</sub> = f<sub>T</sub> = 5 ns.
Note: Outputs must be previously
brought high by placing a "0" on
the D strobe input. A pulse generator
may be substituted for the switch.

## AC TEST FIGURES AND WAVEFORMS (Cont'd)



## NOTES:

- All resistor values are in ohms.
- 2. All capacitance values are in picofarads and include jig and probe capacitance.
- 3. All diodes are 1N916.
- 4. R1 = 20k, R2 = 146 $\Omega$ , C1 = 30pF.