Signetics

DESCRIPTION

The 8290 Decade Counter and 8291 Binary Counter are high speed devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8290 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8291 Binary Counter may be connected as a divide-by-two, four, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1"

or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset lines produces "0" at all four outputs.

The counting operation is performed on the falling (negative going) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.

LOGIC DIAGRAMS AND TRUTH TABLES

8290

Bi-Quinary (5-2)				
Input	B_0	C_0	D_0	A_0
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	0	0	0	1
6	1	0	0	1
7	0	1	0	1
8	1	1	0	1
9	0	0	1	1

Decade (BCD)				
Input	A_0	B_0	C_0	D_0
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1

$V_{CC} = (14)$
GND = (7)
( ) = Denotes Pin Numbers for
14 Pin Dual-in-Line Package

8291

Binary				
Input	A_0	B_0	C_0	D_0
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
15	1	1	1	1

V_{CC} = (14)
GND = (7)
( ) = Denotes Pin Numbers for
14 Pin Dual-in-Line Package

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
"1" Output Voltage	2.6	3.5		V	0.8V	2.0V	2.0V			−200μA	6, 7
"0" Output Voltage			0.4	V	0.8V	0.8V	0.8V			9.6mA	6, 8
"0" Input Current											
Data Strobe	−0.1		−1.6	mA	0.4			5.25V			
Data Inputs	−0.1		−1.2	mA		0.4					
Reset	−0.1		−2.8	mA	5.25V		0.4				
Clock 1	−0.1		−4.8	mA	5.25V			0.4			
Clock 2 (8290)	−0.1		−4.8	mA	5.25V				0.4		
Clock 2 (8291)	−0.1		−2.4	mA	5.25V				0.4		
"1" Input Current											
Data Strobe			40	μA	4.5V			0.0V			
Data Inputs			40	μA		4.5V					
Reset			80	μA	0.0V		4.5V				
Clock 1			80	μA	0.0V			4.5V			
Clock 2 (8290)			120	μA	0.0V				4.5V		
Clock 2 (8291)			80	μA	0.0V				4.5V		
Output Short Circuit Current A	−20		−70	mA						0.0V	10, 12
B, C, D	−10		−60	mA	0.0V					0.0V	10, 12
Input Voltage Rating											
Data Strobe	5.5			V	10mA						
Clock 1 & 2	5.5			V				10mA	10mA		
Data Inputs	5.5			V		10mA					
Reset	5.5			V			10mA				

$T_A = 25°C$ and $V_{CC} = 5.0V$

| CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
Power Consumption/		190/	255/	mW/			0.0V	0.0V	0.0V		12
Supply Current		36.5	48.5	mA							
Strobe Pulse Width		15		ns					A_{OUT}		9
Reset Pulse Width		25		ns					A_{OUT}		9
Strobe/Reset Release Time		20		ns					A_{OUT}		9
Clock Mode t_{on} Delay											
Bit A		12	25	ns							9
Bits B, C, D		15	30	ns							9
Clock Mode t_{off} Delay											
Bit A		12	23	ns							9
Bits B, C, D		15	25	ns							9
Strobed Data t_{on} Delay											
(All Bits)		31	42	ns							9
Strobed Data t_{off} Delay											
(All Bits)		33	42	ns							9
Toggle Rate	40	60		MHz							9
Clock Mode Switching Test			75	ns							9, 11

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition:
   "UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each output and the associated data input independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to V_{CC}.
9. Refer to AC Test Figures.
10. Not more than one output should be shorted at a time.
11. This test guarantees the device will reliably trigger on a pulse with 75ns fall-time.
12. $V_{CC} = 5.25V$.

## SCHEMATIC DIAGRAM

RESISTOR VALUES

	BIT A	BIT B,C,D
R_1	2.5k	5k
R_2	3.2k	5.5k
R_3	2k	5k
R_4	800Ω	3.5k
R_5	45Ω	355Ω
R_6	200Ω	1.15k

AC TEST FIGURES AND WAVEFORMS

CLOCK MODE t_{on}/t_{off} DELAY

Note:
t_{on} and t_{off} are measured from the clock input of each binary to the Q output of that binary.

INPUT PULSE:
Amplitude = 2.6V
PW = 30ns, 50% to 50%
$t_r = t_f = 5$ns
PRR = 1MHz

AC TEST FIGURES AND WAVEFORMS (Cont'd)

STROBED DATA t_{on}/t_{off} DELAY

STROBE, PA = 2.6V

PW = 300ns, 50% to 50%

PRR = 1MHz

$t_r = t_f = 5ns$

DATA, PA = 2.6V

PW = 500ns, 50% to 50%

PRR = 500kHz

$t_r = t_f = 5ns$

CLOCK MODE SWITCHING TEST

8290

8291

INPUT PULSE:

Amplitude = 3.4V

PW = 100ns, 50% to 50%

PRR = 2.5MHz

$t_r = 20ns,\ t_f = 75ns$

AC TEST FIGURES AND WAVEFORMS (Cont'd)

MINIMUM STROBE PULSE WIDTH

INPUT PULSE:

Amplitude = 2.6V

$t_r = t_f = 5ns$

MINIMUM RESET PULSE WIDTH

INPUT PULSE:
Amplitude = 2.6V
$t_r = t_f = 5ns$.
Note: Outputs must be previously
brought high by placing a "0" on
the D strobe input. A pulse generator
may be substituted for the switch.

## AC TEST FIGURES AND WAVEFORMS (Cont'd)

TOGGLE RATE

INPUT PULSE:
Amplitude = 2.6V
$t_r = t_f = 5$ ns max.
PRR = 40 MHz, 50% duty cycle.

STROBE/RESET RELEASE TIME

NOTES:
1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance.

3. All diodes are 1N916.
4. R1 = 20k, R2 = 146Ω, C1 = 30pF.