

B,F,W PACKAGE


DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8275 is a QUAD LATCH circuit designed to provide temporary storage of four bits of information. A common application is as a holding register between a counter and a display driver (such as the 8280 and 8T01.) Separate enable lines to latches 1-2 and 3-4 allow individual control of each

pair of latches. Initially, data is transferred on the rising edge of the enable pulse. While the enable is high, output Q follows the data input. When the enable falls, the input data present at fall time is retained at the Q output. Both Q and \overline{Q} are accessible.

LOGIC DIAGRAM AND TRUTH TABLE



ENABLE	DATA	DATA Q			
1	1	1	0		
1	0	0	1		
0	1	*	*		
0	0	*	*		

(Each Latch)

Refer to Page 3-11 for Pin Configuration

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS			TEST CONDITIONS			NOTES	
	MIN.	TYP.	MAX.	UNITS	DATA INPUT	ENABLE INPUT	OUTPUTS	NOTES
"1" Output Voltage (Q, Q)	2.6	3.5		٧			-800µA	6, 11
"0" Output Voltage (Q, Q)			0.4	V			16mA	7, 11
"0" Input Current (Data)	-0.1		-3.2	mA	0.4V	5.25V		
"0" Input Current (Enable)	-0.1		-6.4	m A	5.25V	0.4V		}
"1" Input Current (Data)			80	μА	4.5V	0.0∨		i
"1" Input Current (Enable)			160	μА	0.0V	4.5V	1	

$T_A = 25^{\circ} C$ and $V_{CC} = 5.0 V$


CHARACTERISTICS	LIMITS			TEST CONDITIONS				
	MIN.	TYP.	MAX.	UNITS	DATA	ENABLE INPUT	OUTPUTS	NOTES
tsetup (1) at D input		12	20	ns				8, 12
¹ setup (0) at D input		14	20	ns				8, 12
^t hold (1) at D input	0	15		ns				8, 13
thold (0) at D input	0	6		ns				8, 13
^t pd (1) D to Q		16	30	ns				8
^t pd (0) D to Q		14	25	ns				8
^t pd (1) D to $\overline{\mathbf{Q}}$		24	40	ns				8
^t pd (0) D to Q̄		7	15	ns			<u>'</u>	8
^t pd (1) E to Q :		16	30	ns				8
^t pd (0) E to Q		12	20	ns				. 8
^t pd (1) E to Q		16	30	ns	ļ]	8
$^{\mathrm{t}}$ pd (0) E to $\overline{\mathbf{Q}}$		12	20	ns	-		Ì	8
Power Consumption/Supply Current		205/39	265/50	mW/mA				11
Input Voltage Rating (Data)	5.5			v	10mA	0.0∨		
Input Voltage Rating (Enable)	5.5			V	0.0∨	10mA	l '	
Output Short Circuit Current	-20		-70	mA	0.0∨	ļ	0.0∨	9

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- 3. Positive current flow is defined as into the terminal referenced.
- 4. Positive NAND Logic Definition:
- "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.

- 7. Output sink current is supplied through a resistor to V_{CC}.
- 8. Refer to AC Test Figure.
- 9. Not more than one output should be shorted at a time.
- Inputs for output voltage test is per TRUTH TABLE with threshold levels of 0.8V for logical "0" and 2.0V for logical
- 11. V_{CC} = 5.25 volts.
- t_{setup} is defined as the time prior to the fall of the clock,
 thold is defined as the time after the fall of the clock.


SCHEMATIC DIAGRAM



AC TEST FIGURE



AC TEST WAVEFORMS



NOTES:

- The pulse generators have the following characteristics: V_{gen} = 3V, t₁ = t₀≤10ns, and Z_{out} ≈50Ω. For pulse generator A, t_{p1} = 1µs and PRR = 500kHz. For pulse generator B, tp2 = 500ns and Prr = 1MHz. Positions of D-input and enable input pulses are varied with respect to each other to verify setup and hold times.
- 2. Each latch is tested separately.
- C_L includes probe and jig capacitance.
- 4. When measuring t_{pd}1 (D-Q), t_{pd}0 (D-Q), t_{pd}0 (D-Q), and t_{pd}1(D-Q), enable input must be held at logical 1.

TYPICAL APPLICATION

