

9-BIT PARITY GENERATOR AND CHECKER

8262

A,F,W PACKAGES

DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8262 9-Input Parity Generator/Parity Checker is a versatile MSI device commonly used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs of the 8262. (A logic 1 on the INHIBIT input forces both outputs to a logic 0).

When used as a Parity Generator, the 8262 supplies a parity bit which is transmitted together with the data word.

At the receiving end, the 8262 acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS		OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS	DATA INPUT UNDER TEST	INHIBIT	UNDER TEST	NOTES
"1" Output Voltage								
Even	2.6	3.5	1	v	ov	.8V	-800µA	6
Odd	2.6	3.5		v	2.0V	.8∨	-800µA	6
"0" Output Voltage								
Even	1		0.40	v	2.0V	.8V	16mA	7
Odd	1		0.40	V	ov	.8V	16mA	7
"0" Input Current								l
Data Inputs	-0.1		-1.6	mA	0.4V			
Inhibit	-0.1		-3.2	mA		0.4V		
"1" Input Current								
Data Inputs			80	μΑ	4.5V		l	
Inhibit			160	μΑ		4.5V		
Input Voltage Rating								}
Data Inputs	5.5			v	10mA			1
Inhibit	5.5			V		-10mA	1	
Power/Current Consumption		300/57	370/70	mW/mA				9
Output Short Circuit Current			}				1	1
Even	-20		-70	mA	0V	0V	ov.	9, 10
Odd	-20		-70	mA	4.5V	0V	ov	9, 10


$T_A = 25^{\circ} C$ and $V_{CC} = 5.0 V$

CHARACTERISTICS		LIN	IITS		TEST CONDITIONS	- INHIBIT	OUTPUTS UNDER TEST	NOTES
	MIN.	TYP.	MAX.	UNITS	UNDER TEST			
Turn-On Times								
P ₁ - P ₈ to Even		35	50	ns	Pulse			8
P ₁ - P ₈ to Odd		30	45	ns	Pulse			8
P ₉ to Even		20	35	ns	Pulse			8
P ₉ to Odd		15	30	ns	Pulse			8
Inhibit to Even		8	15	ns		Pulse		8
Inhibit to Odd		8	15	ns		Pulse		8
Turn-Off Times								}
P ₁ - P ₈ to Even		38	55	ns	Pulse			, 8
P ₁ - P ₈ to Odd		32	45	ns	Pulse			8
Pg to Even	1	23	40	ns	Pulse			8
Pg to Odd		20	35	ns	Pulse			8
Inhibit to Even		10	18	ns		Pulse	İ	8
Inhibit to Odd		10	18	ns		Pulse		8
	_							1


NOTES:

- 1. All voltage measurements are referenced to the ground terminal.
- Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
 Positive current is defined as into the terminal referenced.
- 4. Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward blased.
- 6. Output source current is supplied through a resistor to ground.
- 7. Output sink current is supplied through a resistor to VCC.
- 8. Refer to AC Test Figure,
- 9. V_{CC} = 5.25 volts.
- 10. Not more than one output should be shorted at a time.


SCHEMATIC DIAGRAM



AC TEST FIGURE AND WAVEFORMS



TRUTH TABLE



TYPICAL APPLICATIONS

