


A,F,W PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8261 Fast Carry Extender is a monolithic gate array designed specifically to be used in conjunction with the 8260 Arithmetic Logic element. A 8260/8261 combination facilitates the implementation of the look-ahead technique in adder systems, thus considerably improving propagation times. The circuit structure of this array is of the familiar TTL type.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					DRIVEN INPUTS		OTHER INPUTS			
	MIN.	TYP.	MAX.	UNITS	G,A,B	P	G,A,B	P		
"1" Output Voltage	2.6	3.5		V	2.0V				-800 μ A	6
"0" Output Voltage			0.4	V	0.8V		4.75V	4.75V	9.6mA	7
"1" Input Current										
G Input			40	μ A	4.5V		A = 0V			
A and B Inputs			40	μ A	4.5V		G ₁ = 0V			
P ₁ Input			40	μ A		4.5V		0V		
P ₂ Input			80	μ A		4.5V		0V		
P ₃ Input			120	μ A		4.5V		0V		
P ₄ and P ₅ Inputs			160	μ A		4.5V		0V		
"0" Input Current										
G, A and B			-1.6	mA	0.4V			5.25V		
P ₁ Input			-1.6	mA		0.4V	0V	5.25V		
P ₂ Input			-3.2	mA		0.4V	0V	5.25V		
P ₃ Input			-4.8	mA		0.4V	0V	5.25V		
P ₄ and P ₅ Inputs			-6.4	mA		0.4V	0V	5.25V		
Power/Current Consumption		115/22	158/30	mW/mA			5.25V	0V		10
Input Voltage Rating	5.5			V	10mA	10mA	0V	0V		


T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					DRIVEN INPUTS		OTHER INPUTS			
	MIN.	TYP.	MAX.	UNITS	G,A,B	P	G,A,B	P		
Turn-on Delay, t _{on}		16	25	ns						8
G to C _E		13	25	ns						8
P to C _E										
Turn-off Delay, t _{off}		16	23	ns						8
G to C _E		9	15	ns						8
P to C _E										
Output Short Circuit Current	-20		-70	mA	5.0V	0V			0V	10


NOTES:

1. All voltage and current measurements are referenced to the ground terminal. Input terminals not specifically referenced are tied to V_{CC} .
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to V_{CC} .
8. Refer to AC Test Figure.
9. Input "0" thresholds for P_1 through P_5 inputs are guaranteed to be 0.7 volts.
10. $V_{CC} = 5.25V$.

SCHEMATIC DIAGRAM





AC TEST FIGURE AND WAVEFORMS



TEST TABLE

PIN DESIGNATION	INPUT							WAVEFORM
	A	B	G ₁	G ₂	G ₃	G ₄	P ₄	
1	PULSE	1	1	1	1	1	1	A, B
2	1	PULSE	1	1	1	1	1	
3	1	1	PULSE	1	1	1	1	
4	1	1	1	PULSE	1	1	1	
5	1	1	1	1	PULSE	1	1	
6	1	1	1	1	1	PULSE	1	
7	2	2	2	2	2	2	PULSE	



NOTES:

- A. Position 1 on all switches provides a logical "1". Position 2 on all switches provides a logical "0" when input signal is not present.
- B. All measurements are made at 1.5 volts level.

