

8-INPUT DIGITAL **MULTIPLEXER**

REFER TO PAGE 13 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8-Input Digital Multiplexer is the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 8230 incorporates an INHIBIT input which, when low, allows the one-of-eight inputs selected by the address to appear on the f output and, in complement, on the f output. With the INHIBIT input high, the f output is unconditionally low and the f output is unconditionally high. The 8230 is a functional and pin-for-pin replacement for the 9312.


The 8231 is a variation of the 8230 that provides open collector output f for expansion of input terms. The 8232 is similar to the 8230 except in the effect of the INHIBIT input on the f output. With the INHIBIT low, the selected input appears at the f output and, in complement, on the f output. With the INHIBIT input high, both the f and the f output are unconditionally low.

TRUTH TABLE

A	DDR	ESS			-	DA ⁻	ΓA	INF	UT	s			UT	
A ₂	A ₁	A ₀	17	16	15	14	lЗ	12	11	10	ІИН	f	8230 8231 f	8232 f
0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0	x x x x x	x	x x x x x	x x x x 1	x x x 1 x	x x 1 x x	x 1 x x x	1 × × × ×	000000	1 1 1 1 1	000000	0 0 0 0 0
1 1	1	0	X 1	1 x	×	×	×	×	×	×	0	1	0	0
0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1	x x x x x x 0	××××××0×	x x x x 0 x	x x x 0 x x	x x 0 x x x	x 0 x x x x	X 0 X X X X X	0 × × × × × ×	0 0 0 0 0 0	0 0 0 0 0 0 0	1 1 1 1 1 1	1 1 1 1 1
х	×	х	×	×	×	×	×	×	х	х	1	0	1	0

x = don't care

LOGIC DIAGRAMS



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

		L	IMITS		TEST CONDITIONS						
CHARACTERISTICS	MIN.	ТҮР.	MAX.	UNITS	A ₁	A ₂	A ₃	INH	DATA INPUT In	OUTPUTS	NOTES
"1" Output Voltage, Output f	2.6	3.5		v	7			V8.0	2.0V	-800μA	6, 11
Output f (8230, 8232)	2.6	3.5		v	*			2.0∨	*	-800μA	6, 11
"1" Output Leakage Current,											
Output f (8231)			150	μΑ	0.8∨	2.0∨	2.0∨	2.0∨	0.6∨		14
"0" Output Voltage			0.4	v	0.8V	0.8∨	0.8∨	0.8∨	0.8V	16mA	7, 11
"1" Input Current											
Inputs An, I _n			40	μΑ	4.5 V	4.5V	4.5 V		4.5 V		
Input INH, 8230 & 8231			80	μА				4.5V			
Input INH, 8232			80	μΑ				4.5∨			
"0" Input Current											
A _n , I _n , INH (8230 & 8231)	-0.1		-1.6	mA	0.4V	0.4∨	0.4V		0.4V		
INH, (8232)	-0.1		-3.2	mA				0.4V			

 $T_A = 25^{\circ} C$ and $V_{CC} = 5.0 V$

	LIMITS			TEST CONDITIONS							
CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	A	A	A	INH	DATA INPUT In	OUTPUTS f f	NOTES
Propagation Delay											
A _n to f (8230, 8232)		19	30	ns							8
A _n to f (8231)	ļ	17	30	ns		•					8
I _n to f (8230, 8232)		11	20	ns							8
f to f		10	15	ns							8
I _n to f (8231)		13	24	ns							8
INH to f (8230, 8231)		18	30	ns							8
INH to f or \overline{f} (8232)		11	20	ns							8
Power Consumption/Supply Current								-			
8230, 8231			250/ 47.7	mW/mA	4.5V	4.5 V	4.5V	4.5V	0V		13
8232			262/ 50.0	mW/mA	4.5V	4.5V	4.5V	4.5V	0V		13
Output Short Circuit Current							}	}			
Output f	-20		-70	mA	ov	0∨	0∨	ov	4.5V	ov	
Output f (8230, 8232)	-20		-70	mA	0V	0∨	ov	ov	0∨	ov.	
Input Latch Voltage	5.5		1	v	10mA	10mA	10mA	10mA	10mA		12


*See Truth Table for Logical Conditions

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.

- Output sink current is supplied through a resistor to V_{CC} . 7.
- 8. Refer to AC Test Figures.
- One AC fan-out is defined as 50pF.
- 10. Manufacturer reserves the right to make design and process changes and improvements.
- 11. By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- 12. This test guarantees operation free of input latch-up over the specific operating power supply voltage range.
- 13.
- All I_n data inputs are at OV. V_{CC} = 5.25V. Connect an external 1k resistor from V_{CC} to the output terminal for this test.

SCHEMATIC DIAGRAMS





AC TEST FIGURE AND WAVEFORMS




	8320/32	8231
R ₁	∞ .	360Ω
R ₂	84.5Ω	440Ω

NON-INVERTING PATHS





INVERTING PATHS



NOTES:

- 1. 5K, 30pF load includes test jigs and scope impedance.
- 2. Scope terminals to be ≤ 1½" from package pins.
- 3. See truth table for logical conditions.

AC TEST CONDITIONS

				WAVE-			
STEP NO.	TYPE/S	DELAY FROM-TO	lo	l ₁	A ₀	INH	FORM TYPE
1	ALL	An to F	0 V	V _{CC} 0 V	P.G.	0 V	C, D
2 3	ALL	In to f	P. G.	0 V	0 V	0 V	C, D
3	ALL	to f	P. G.	0 V	0 V	0 V	C, D
4	8230 8231	INH to f	V _{cc}	0 V	0 V	P. G.	A, B
5	8232	INH to T	0 V	0 V	0 0	P. G.	C, D
6	8232	INH to f	V _{cc}	0 V	0 V	P. G.	C, D

NOTE: 1. P. G. = Pulse Generator
*Both f and f are simultaneously loaded.

TYPICAL APPLICATIONS

