

8111A-4 1024 BIT STATIC MOS RAM WITH COMMON I/O

- * 450 nsec Access Time Maximum
- * 256 Word by 4 Bit Organization
- Single +5V Supply Voltage
- Directly TTL Compatible: All Inputs and Outputs
- Static MOS: No Clocks or Refreshing Required
- Simple Memory Expansion: Chip Enable Input
- Powerful Output Drive Capability
- Low Cost Packaging: 18 Pin Plastic Dual In-Line Configuration
- Low Power: Typically 150mW
- Three-State Output: OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


The Intel® 8111A-4 is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 8111A-4 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable (\overline{CE}) leads allow easy selection of an individual package when outputs are OR-tied.

The Intel® 8111A-4 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 10°C to 80°C
Storage Temperature65°C to +150°C
Voltage On Any Pin With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS


 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
ILI	Input Load Current		1	10	μА	V _{IN} = 0 to 5.25V
I _{LOH}	I/O Leakage Current		1	10	μΑ	Output Disabled, V _{I/O} =4.0V
ILOL	I/O Leakage Current		-1	-10	μΑ	Output Disabled, V _{I/O} =0.45V
I _{CC1}	Power Supply Current		35	55	mA	$V_{IN} = 5.25V$ $I_{I/O} = 0 \text{mA}, T_A = 25^{\circ} \text{C}$
I _{CC2}	Power Supply Current			60	mA	V _{IN} = 5.25V I _{I/O} = 0mA, T _A = 0°C
V _{IL}	Input Low Voltage	-0.5		0.8	V	
V _{IH}	Input High Voltage	2.0		V _{CC}	V	
VoL	Output Low Voltage			0.45	V	I _{OL} = 2.0mA
VoH	Output High Voltage	2.4			٧	I _{OH} = -400μA

OUTPUT SOURCE CURRENT VS.



OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE



NOTE: 1. Typical values are for $T_A = 25^{\circ} C$ and nominal supply voltage.

A.C. CHARACTERISTICS

READ CYCLE $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ. [1]	Max.	Unit	Test Conditions
t _{RC}	Read Cycle	450			ns	(See Below)
t _A	Access Time			450	ns	
tco	Chip Enable To Output			310	ns	
top	Output Disable To Output			250	ns	
t _{DF} [2]	Data Output to High Z State	0		200	ns	
tон	Previous Read Data Valid after change of Address	40			ns	

WRITE CYCLE

Symbol	Parameter	Min.	Typ. [1]	Max.	Unit	Test Conditions
twc	Write Cycle	270			ns	(See Below)
t _{AW}	Write Delay	20			ns	
tcw	Chip Enable To Write	250			ns	
t _{DW}	Data Setup	250			ns	
t _{DH}	Data Hold	0			ns	
twp	Write Pulse	250			ns	
twR	Write Recovery	0			ns	
t _{DS}	Output Disable Setup	20			ns	

A.C. CONDITIONS OF TEST


t _r ,t _f		20 ns
Input Levels		
Timing Reference		1.5V
Load	1 TTL Gate	and C ₁ = 100 pF

CAPACITANCE [3] T_A = 25°C, f = 1 MHz


C	Total	Limits	(pF)
Symbol	Test	Typ.[1]	Max.
C _{IN}	Input Capacitance (All Input Pins) V _{IN} = 0V	4	8
C _{I/O}	I/O Capacitance V _{I/O} = 0V	10	15

WAVEFORMS

READ CYCLE



WRITE CYCLE



- NOTES: 1. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.
 - 2. tDF is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.
 - 3. This parameter is periodically sampled and is not 100% tested.