

8080A-1 SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR


The 8080A is functionally and electrically compatible with the Intel® 8080.

- **TTL Drive Capability**
- 1.3 µs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal,Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	. 0°C to +70° C
Storage Temperature	
All Input or Output Voltages	
With Respect to V _{BB}	-0.3V to +20V
V_{CC} , V_{DD} and V_{SS} With Respect to V_{BB}	-0.3V to +20V
Power Dissipation	1.5W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_{A}=0^{\circ}C \ \text{ to } 70^{\circ}\text{C, V}_{DD}=+12\text{V}\pm5\%, \text{ V}_{CC}=+5\text{V}\pm5\%, \text{ V}_{BB}=-5\text{V}\pm5\%, \text{ V}_{SS}=0\text{V, Unless Otherwise Noted.}$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	V _{SS} -1		V _{SS} +0.8	٧	
V _{IHC}	Clock Input High Voltage	9.0		V _{DD} +1	٧	
VIL	Input Low Voltage	V _{SS} -1		V _{SS} +0.8	٧	
V _{IH}	Input High Voltage	3.3		V _{CC} +1	٧	
VOL	Output Low Voltage			0.45	٧	I _{OL} = 1.9mA on all outputs,
VoH	Output High Voltage	3.7			٧	$I_{OH} = 150\mu A$.
IDD (AV)	Avg. Power Supply Current (V _{DD})		40	70	mA	
CC (AV)	Avg. Power Supply Current (V _{CC})		60	80	mA	Operation Toy = .32µsec
IBB (AV)	Avg. Power Supply Current (V _{BB})		.01	1	mA] .64 .62,656
I _{IL}	Input Leakage			±10	μΑ	V _{SS} ≤ V _{IN} ≤ V _{CC}
I _{CL}	Clock Leakage			±10	μΑ	V _{SS} ≤ V _{CLOCK} ≤ V _{DD}
اصر ناکا	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \leqslant V_{IN} \leqslant V_{SS} + 0.8V$ $V_{SS} + 0.8V \leqslant V_{IN} \leqslant V_{CC}$
IFL	Address and Data Bus Leakage During HOLD			+10 -100	μΑ	V _{ADDR/DATA} = V _{CC} V _{ADDR/DATA} = V _{SS} + 0.45V


CAPACITANCE


$$T_A = 25^{\circ}C$$
 $V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V$

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
Cφ	Clock Capacitance	17	25	pf	f _c = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
C _{OUT}	Output Capacitance	10	20	pf	Returned to V _{SS}

NOTES:

- 1. The RESET signal must be active for a minimum of 3 clock cycles.
- 2. When DBIN is high and $\rm V_{IN}>\rm V_{IH}$ an internal active pull up will be switched onto the Data Bus.
- 3. $\Delta 1 \text{ supply } / \Delta T_A = -0.45\% / ^{\circ} C$.






A.C. CHARACTERISTICS

CAUTION: When operating the 8080A-1 at or near full speed, care must be taken to assure precise timing compatibility between 8080A-1, 8224 and 8228.

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = +12V \pm 5\%$, $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $V_{SS} = 0V$, Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{CY} [3]	Clock Period	.32	2.0	μsec	
t _r , t _f	Clock Rise and Fall Time	0	25	nsec	
t _{ø1}	φ ₁ Pulse Width	50		nsec	
t _{ø2}	ϕ_2 Pulse Width	145		nsec	
t _{D1}	Delay ϕ_1 to ϕ_2	0		n sec	1
t _{D2}	Delay ϕ_2 to ϕ_1	60		nsec	
t _{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	60		n sec	0.0
t _{DA} [2]	Address Output Delay From ϕ_2		150	nsec	C _L = 50pf
t _{DD} [2]	Data Output Delay From ϕ_2		180	n sec	
t _{DC} [2]	Signal Output Delay From ϕ_1 , or ϕ_2 (SYNC, \overline{WR} , WAIT, HLDA)		110	n sec	0 50.4
t _{DF} [2]	DBIN Delay From ϕ_2	25	130	nsec	- C _L = 50pf
t _{DI} [1]	Delay for Input Bus to Enter Input Mode		tDF	n sec	
t _{DS1}	Data Setup Time During ϕ_1 and DBIN	10		n sec]

TIMING WAVEFORMS^[14] (Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



A.C. CHARACTERISTICS (Continued)


 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = +12V \pm 5\%$, $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $V_{SS} = 0V$, Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{DS2}	Data Setup Time to ϕ_2 During DBIN	120		nsec	
t _{DH} [1]	Data Hold Time From ϕ_2 During DBIN	[1]		n sec	
t _{IE} [2]	INTE Output Delay From ϕ_2		200	n sec	C _L = 50pf
t _{RS}	READY Setup Time During ϕ_2	90		nsec	
t _{HS}	HOLD Setup Time to ϕ_2	120		nsec	
t _{IS}	INT Setup Time During ϕ_2 (During ϕ_1 in Halt Mode)	100		nsec	
t _H	Hold Time From ϕ_2 (READY, INT, HOLD)	0		n sec	
t _{FD}	Delay to Float During Hold (Address and Data Bus)		120	nsec	
t _{AW} [2]	Address Stable Prior to WR	[5]		nsec	17
t _{DW} [2]	Output Data Stable Prior to WR	[6]		n sec	
t _{WD} [2]	Output Data Stable From WR	[7]		n sec	
t _{WA} [2]	Address Stable From WR	[7]		n sec	$C_L = 50 \text{pf}$: Address, Data $C_L = 50 \text{pf}$: WR, HLDA, DBI
t _{HF} [2]	HLDA to Float Delay	[8]		n sec	CL-SOPI. WK, HEDA, DBI
t _{WF} [2]	WR to Float Delay	[9]		n sec	
t _{AH} [2]	Address Hold Time After DBIN During HLDA	-20		n sec	




1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. tDH = 50 ns or tDF, whichever is less.


2. Load Circuit.



3. $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} \ge 320 \text{ns}$



INTE



- 4. The following are relevant when interfacing the 8080A to devices having $V_{IH} = 3.3V$:
 - a) Maximum output rise time from .8V to 3.3V = 100ns @ C_L = SPEC.
- b) Output delay when measured to 3.0V = SPEC +60ns @ C_L = SPEC. c) If $C_L \neq$ SPEC, add .6ns/pF if $C_L >$ CSPEC, subtract .3ns/pF (from modified delay) if $C_L <$ CSPEC.
- tAW = 2 tCY -tD3 -tro2 -110nsec.
- tDW = tCY -tD3 -tro2 -150nsec. If not HLDA, tWD = tWA = tD3 + tro2 +10ns, If HLDA, tWD = tWA = tWF.
- tHF = tD3 + tra2 -50ns.
- tWF = 103 + tro2 -10ns
- 10. Data in must be stable for this period during DBIN 'T3. Both t_{DS1} and t_{DS2} must be satisfied.
- 11. Ready signal must be stable for this period during T2 or TW. (Must be externally synchronized.)
- 12. Hold signal must be stable for this period during T2 or TW when entering hold mode, and during T3, T4, T5 and TWH when in hold mode. (External synchronization is not required.)
- 13. Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.