

## 74LVT16244

### 3.3V ABT 16-Bit Buffer/Line Driver with TRI-STATE® Outputs

#### General Description

The LVT16244 contains sixteen non-inverting buffers with TRI-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual TRI-STATE control inputs can be shorted together for 8-bit or 16-bit operation.


These bus buffers and line drivers are designed for low-voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16244 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

#### Features

- Input and output interface capability to systems at 5V  $V_{CC}$
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink  $-32\text{ mA}/+64\text{ mA}$
- Available in SSOP and TSSOP
- Functionally compatible with the 74 series 16244
- Latch-up performance exceeds 500 mA

**Ordering Code:** See Section 11

#### Logic Symbol




Pin Names	Description
$\overline{OE}_n$	Output Enable Inputs (Active Low)
$I_0-I_{15}$	Inputs
$O_0-O_{15}$	Outputs

	SSOP	TSSOP JEDEC
Order Number	74LVT16244MEA 74LVT16244MEAX	74LVT16244MTD 74LVT16244MTDX
See NS Package Number	MS48A	MTD48

#### Connection Diagram

Pin Assignment for  
SSOP and TSSOP



TL/F/12019-2

## Functional Description

The LVT16244 contains sixteen non-inverting buffers with TRI-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

## Truth Tables

Inputs		Outputs
$\overline{OE}_1$	$I_0-I_3$	$O_0-O_3$
L	L	L
L	H	H
H	X	Z

Inputs		Outputs
$\overline{OE}_2$	$I_4-I_7$	$O_4-O_7$
L	L	L
L	H	H
H	X	Z

Inputs		Outputs
$\overline{OE}_3$	$I_8-I_{11}$	$O_8-O_{11}$
L	L	L
L	H	H
H	X	Z

Inputs		Outputs
$\overline{OE}_4$	$I_{12}-I_{15}$	$O_{12}-O_{15}$
L	L	L
L	H	H
H	X	Z


H = High Voltage Level

L = Low Voltage Level

X = Immaterial

Z = High Impedance

## Logic Diagram



TL/F/12019-3