



74LCX646

Low-Voltage Octal Transceiver/Register with 5V Tolerant Inputs and Outputs

General Description

The LCX646 consists of registered bus transceiver circuits, with outputs, D-type flip-flops, and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate pin (CPAB or CPBA). The four fundamental handling functions available are illustrated in *Figure 1* through *Figure 4*.


The LCX646 is designed for low voltage (3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCX646 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features


- 5V tolerant inputs and outputs
- 7.0 ns t_{PD} max, 10 μA I_{CCQ} max
- Power down high impedance inputs and outputs
- 2.0V–3.6V V_{CC} supply operation
- ± 2.4 mA output drive
- Implements patented Quiet Series™ noise/EMI reduction circuitry
- Functionally compatible with the 74 series 646
- Latch-up performance exceeds 500 mA
- ESD performance:
Human body model > 2000V
Machine model > 200V

Logic Symbols



TL/F/11997-1


Pin Names	Description
A_0-A_7	Data Register A Inputs
A_0-A_7	Data Register A Outputs
B_0-B_7	Data Register B Inputs
B_0-B_7	Data Register B Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
G	Output Enable Input
DIR	Direction Control Input



TL/F/11997-2





Connection Diagram

Pin Assignment
for SOIC, SSOP and TSSOP



TL/F/11997-3

	SOIC JEDEC	SSOP Type II	TSSOP
Order Number	74LCX646WM 74LCX646WMX	74LCX646MSA 74LCX646MSAX	74LCX646MTC 74LCX646MTCX
See NS Package Number	M24B	MSA24	MTC24

Real Time Transfer**A-Bus to B-Bus****FIGURE 1****Real Time Transfer****B-Bus to A-Bus****FIGURE 2****Storage from****Bus to Register****FIGURE 3****Transfer from****Register to Bus****FIGURE 4**

TL/F/11997-4

TL/F/11997-5

TL/F/11997-6

TL/F/11997-7

Function Table (Note)

Inputs						Data I/O		Function
OE	DIR	CPAB	CPBA	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇	
H	X	H or L	H or L	X	X			Isolation
H	X	/	X	X	X			Clock A _n Data into A Register
H	X	/	X	X	X			Clock B _n Data into B Register
L	H	X	X	L	X			A _n to B _n —Real Time (Transparent Mode)
L	H	/	X	L	X			Clock A _n Data into A Register
L	H	H or L	X	H	X			A Register to B _n (Stored Mode)
L	H	/	X	H	X			Clock A _n Data into A Register and Output to B _n
L	L	X	X	X	L			B _n to A _n —Real Time (Transparent Mode)
L	L	X	/	X	L			Clock B _n Data into B Register
L	L	X	H or L	X	H			B Register to A _n (Stored Mode)
L	L	X	/	X	H			Clock B _n Data into B Register and Output to A _n


Note: The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

H = HIGH Voltage Level

X = Immaterial

L = LOW Voltage Level

/ = LOW-to-HIGH Transition

Logic Diagram

TL/F/11997-8

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	−0.5 to +7.0		V
V _I	DC Input Voltage	−0.5 to +7.0		V
V _O	DC Output Voltage	−0.5 to +7.0	Output in TRI-STATE®	V
		−0.5 to V _{CC} + 0.5	Output in High or Low State (Note 2)	V
I _{IK}	DC Input Diode Current	−50	V _I < GND	mA
I _{OK}	DC Output Diode Current	−50 +50	V _O < GND V _O > V _{CC}	mA
I _O	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	−65 to +150		°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.0	3.6	V
	Operating Data Retention	1.5	3.6	
V _I	Input Voltage	0	5.5	V
V _O	Output Voltage	0	V _{CC}	V
		0	5.5	
I _{OH} /I _{OL}	Output Current	V _{CC} = 3.0V – 3.6V V _{CC} = 2.7V	±24 ±12	mA
T _A	Free-Air Operating Temperature	−40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = −40°C to +85°C		Units
				Min	Max	
V _{IH}	HIGH Level Input Voltage		2.7–3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7–3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = −100 μA	2.7–3.6	V _{CC} – 0.2		V
		I _{OH} = −12 mA	2.7	2.2		V
		I _{OH} = −18 mA	3.0	2.4		V
		I _{OH} = −24 mA	3.0	2.2		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7–3.6		0.2	V
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	V
		I _{OL} = 24 mA	3.0		0.55	V
I _I	Input Leakage Current	0 ≤ V _I ≤ 5.5V	2.7–3.6		±5.0	μA
I _{OZ}	TRI-STATE I/O Leakage	0 ≤ V _O ≤ 5.5V V _I = V _{IH} or V _{IL}	2.7–3.6		±5.0	μA
I _{OFF}	Power-Off Leakage Current	V _I or V _O = 5.5V	0		100	μA
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.7–3.6		10	μA
		3.6V ≤ V _I , V _O ≤ 5.5V	2.7–3.6		±10	μA
ΔI _{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} − 0.6V	2.7–3.6		500	μA

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$				Units	
		$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}$			
		Min	Max	Min	Max		
t_{MAX}	Maximum Clock Frequency	150				MHz	
t_{PHL}	Propagation Delay Bus to Bus	1.5	7.0	1.5	8.0	ns	
t_{PLH}	Propagation Delay Clock to Bus	1.5	8.5	1.5	9.5	ns	
t_{PLH}	Propagation Delay Select to Bus	1.5	8.5	1.5	9.5	ns	
t_{PZL}	Output Enable Time	1.5	8.5	1.5	9.5	ns	
t_{PZH}		1.5	8.5	1.5	9.5	ns	
t_{PLZ}	Output Disable Time	1.5	8.5	1.5	9.5	ns	
t_{PHZ}		1.5	8.5	1.5	9.5	ns	
t_S	Setup Time	2.5		2.5		ns	
t_H	Hold Time	1.5		1.5		ns	
t_W	Pulse Width	3.3		3.3		ns	
t_{OSHL}	Output to Output Skew (Note 1)		1.0			ns	
t_{OSLH}			1.0				

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}).

Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = 25^\circ\text{C}$	Units
				Typical	
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3\text{V}, V_{IL} = 0\text{V}$	3.3	0.8	V
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3\text{V}, V_{IL} = 0\text{V}$	3.3	0.8	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C_{IN}	Input Capacitance	$V_{CC} = \text{Open}, V_I = 0\text{V} \text{ or } V_{CC}$	7	pF
$C_{I/O}$	Input/Output Capacitance	$V_{CC} = 3.3\text{V}, V_I = 0\text{V} \text{ or } V_{CC}$	8	pF
C_{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3\text{V}, V_I = 0\text{V} \text{ or } V_{CC}, F = 10 \text{ MHz}$	25	pF

74LCX646 Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



TL/F/11997-9