

## 74LCX16646

# Low-Voltage 16-Bit Transceiver/Register with 5V Tolerant Inputs and Outputs

### General Description

The LCX16646 contains sixteen non-inverting bidirectional registered bus transceivers with TRI-STATE® outputs, providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition. The four fundamental handling functions available are illustrated in *Figure 1* thru *Figure 4*.

The LCX16646 is designed for low voltage (3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX16646 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.


### Features

- 5V tolerant inputs and outputs
- Ideal for low power/low noise 2.7V to 3.6V applications
- Power-down static overvoltage protection on inputs and outputs
- Outputs source/sink 24 mA
- Guaranteed simultaneous switching noise level
- Available in SSOP and TSSOP
- Implements patented Quiet Series noise/EMI reduction circuitry
- Functionally compatible with the 74 series 16646
- Latchup performance exceeds 300 mA
- ESD performance:
  - Human Body Model < 2000V
  - Machine Model < 250V

### Ordering Code:

See Section 11

### Logic Symbol



TL/F/12004-1

	SSOP EIAJ	TSSOP JEDEC
Order Number	74LCX16646MEA 74LCX16646MEAX	74LCX16646MTD 74LCX16646MTDX
See NS Package Number	MS56A	MTD56


### Connection Diagram

**Pin Assignment for  
SSOP and TSSOP**


DIR <sub>1</sub>	1	56	$\bar{G}_1$
CPAB <sub>1</sub>	2	55	CPBA <sub>1</sub>
SAB <sub>1</sub>	3	54	SBA <sub>1</sub>
GND	4	53	GND
A <sub>0</sub>	5	52	$B_0$
A <sub>1</sub>	6	51	$B_1$
V <sub>CC</sub>	7	50	$V_{CC}$
A <sub>2</sub>	8	49	$B_2$
A <sub>3</sub>	9	48	$B_3$
A <sub>4</sub>	10	47	$B_4$
GND	11	46	GND
A <sub>5</sub>	12	45	$B_5$
A <sub>6</sub>	13	44	$B_6$
A <sub>7</sub>	14	43	$B_7$
A <sub>8</sub>	15	42	$B_8$
A <sub>9</sub>	16	41	$B_9$
A <sub>10</sub>	17	40	$B_{10}$
GND	18	39	GND
A <sub>11</sub>	19	38	$B_{11}$
A <sub>12</sub>	20	37	$B_{12}$
A <sub>13</sub>	21	36	$B_{13}$
V <sub>CC</sub>	22	35	$V_{CC}$
A <sub>14</sub>	23	34	$B_{14}$
A <sub>15</sub>	24	33	$B_{15}$
GND	25	32	GND
SAB <sub>2</sub>	26	31	SBA <sub>2</sub>
CPAB <sub>2</sub>	27	30	CPBA <sub>2</sub>
DIR <sub>2</sub>	28	29	$\bar{G}_2$

TL/F/12004-2


Preliminary Data: National Semiconductor reserves  
the right to make changes at any time without notice.

**Real Time Transfer  
A-Bus to B-Bus**


TL/F/12004-3

**Real Time Transfer  
B-Bus to A-Bus**

TL/F/12004-4

**Storage from  
Bus to Register**

TL/F/12004-5

**Transfer from  
Register to Bus**

TL/F/12004-6

**Function Table (Note)**


G <sub>1</sub>	DIR <sub>1</sub>	Inputs					Data I/O		Output Operation Mode
		CPAB <sub>1</sub>	CPBA <sub>1</sub>	SAB <sub>1</sub>	SBA <sub>1</sub>		A <sub>0-7</sub>	B <sub>0-7</sub>	
H	X	H or L	H or L	X	X				Isolation
H	X	/	X	X	X	Input	Input		Clock An Data into A Register
H	X	X	/	X	X				Clock Bn Data Into B Register
L	H	X	X	L	X				An to Bn—Real Time (Transparent Mode)
L	H	/	X	L	X	Input	Output		Clock An Data to A Register
L	H	H or L	X	H	X				A Register to Bn (Stored Mode)
L	H	/	X	H	X				Clock An Data into A Register and Output to Bn
L	L	X	X	X	L				Bn to An—Real Time (Transparent Mode)
L	L	X	/	X	L	Output	Input		Clock Bn Data into B Register
L	L	X	H or L	X	H				B Register to An (Stored Mode)
L	L	X	/	X	H				Clock Bn into B Register and Output to An

Note: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.


H = HIGH Voltage Level      X = Immaterial

L = LOW Voltage Level      / = LOW-to-HIGH Transition.

## Logic Diagrams



TL/F/12004-7



TL/F/12004-8

Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	−0.5V to +7.0V
DC Input Voltage ( $V_I$ )	−0.5V to +7.0V
DC Output Voltage ( $V_O$ )	
Outputs TRI-STATE	−0.5V to +7.0V
Outputs Active (Note 2)	−0.5V to $V_{CC} + 0.5V$
DC Input Diode Current ( $I_{IK}$ ) $V_I < 0V$	−50 mA
DC Output Diode Current ( $I_{OK}$ )	
$V_O < 0V$	−50 mA
$V_O > V_{CC}$	+50 mA
DC Output Source/Sink Current ( $I_{OH}/I_{OL}$ )	±50 mA
DC $V_{CC}$ or Ground Current per Supply Pin ( $I_{CC}$ or $I_{GND}$ )	±100 mA
Storage Temperature ( $T_{STG}$ )	−65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I/O Absolute Maximum Rating must be observed.

**Recommended Operating Conditions**

Supply Voltage ( $V_{CC}$ )	Operating	2.0V to 3.6V
	Data Retention Only	1.5V to 3.6V
Input Voltage ( $V_I$ )		0V to 5.5V
Output Voltage ( $V_O$ )		
Output in Active State		0.0V to $V_{CC}$
Output in "OFF" State		0V to 5.5V
Output Current $I_{OH}/I_{OL}$		
$V_{CC} = 3.0V$ to 3.6V		±24 mA
$V_{CC} = 2.7V$ to 3.0V		±12 mA
Free Air Operating Temperature ( $T_A$ )		−40°C to +85°C
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )		
	$V_{IN}$ from 0.8V to 2.0V, $V_{CC} = 3.0V$	10 ns/V

**DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40^\circ C$ to $+85^\circ C$		Units	Conditions
			Min	Max		
$V_{IH}$	High Level Input Voltage	2.7–3.6	2.0		V	$V_{OUT} \leq 0.1V$ or $\geq V_{CC} - 0.1V$
$V_{IL}$	Low Level Input Voltage	2.7–3.6		0.8		
$V_{OH}$	High Level Output Voltage	2.7–3.6	$V_{CC} - 0.2$		V	$I_{OH} = -100 \mu A$ $I_{OH} = -12 mA$ $I_{OH} = -18 mA$ $I_{OH} = -24 mA$
		2.7		2.2		
		3.0		2.4		
		3.0		2.2		
$V_{OL}$	Low Level Output Voltage	2.7–3.6		0.2	V	$I_{OL} = 100 \mu A$ $I_{OL} = 12 mA$ $I_{OL} = 24 mA$
		2.7		0.4		
		3.0		0.55		
$I_I$	Input Leakage Current	2.7–3.6		±5.0	$\mu A$	$0 \leq V_I \leq 5.5V$
$I_{OZ}$	TRI-STATE I/O Leakage	2.7–3.6		±5.0	$\mu A$	$0 \leq V_O \leq 5.5V$ ( $V_I = V_{LH}$ or $V_{CC}$ )
$I_{OFF}$	Power Off Leakage Current	0		100	$\mu A$	$V_I$ or $V_O = 5.5V$
$I_{CC}$	Quiescent Supply Current	2.7–3.6		20	$\mu A$	$V_I = V_{CC}$ or GND
				±20	$\mu A$	$3.6 \leq (V_I, V_O) \leq 5.5V$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	2.7–3.6		500	$\mu A$	$V_{IH} = V_{CC} - 0.6V$

## AC Electrical Characteristics: See Section 2 for Test Methodology

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Units
			Min	Max (Note 2)	
T <sub>PHL</sub> , T <sub>PLH</sub>	Propagation Delay Bus to Bus	2.7 3.0–3.6	1.5 1.5	6.6 6.0	ns
T <sub>PHL</sub> , T <sub>PLH</sub>	Propagation Delay Clock to Bus	2.7 3.0–3.6	1.5 1.5	8.3 7.5	ns
T <sub>PHL</sub> , T <sub>PLH</sub>	Propagation Delay SAB or SBA to A <sub>n</sub> or B <sub>n</sub>	2.7 3.0–3.6	1.5 1.5	8.3 7.5	ns
T <sub>PZH</sub> , T <sub>PZL</sub>	Output Enable Time Ḡ to A <sub>n</sub> or B <sub>n</sub>	2.7 3.0–3.6	1.5 1.5	8.3 7.5	ns
T <sub>PZH</sub> , T <sub>PZL</sub>	Output Enable Time DIR to A <sub>n</sub> or B <sub>n</sub>	2.7 3.0–3.6	1.5 1.5	8.3 7.5	ns
T <sub>PZH</sub> , T <sub>PZL</sub>	Output Disable Time DIR to A <sub>n</sub> or B <sub>n</sub>	2.7 3.0–3.6	1.5 1.5	8.3 7.5	ns
t <sub>S</sub>	Setup Time	2.7 3.0–3.6	2.5 2.5		ns
t <sub>H</sub>	Hold Time	2.7 3.0–3.6	1.5 1.5		ns
t <sub>W</sub>	Pulse Width	2.7 3.0–3.6	4.0 4.0		ns
T <sub>OShL</sub> , T <sub>OslH</sub>	Output to Output Skew (Note 1)	3.0		1.0	ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (T<sub>OShL</sub>) or LOW to HIGH (T<sub>OslH</sub>). Parameter guaranteed by design.

Note 2: The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

## Dynamic Switching Characteristics: See Section 2 for Test Methodology

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C	Units	Conditions
			Typical		
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	3.3	0.8	V	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	3.3	0.8	V	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V

## Capacitance

Symbol	Parameter	Typical	Units	Conditions
C <sub>IN</sub>	Input Capacitance	7	pF	V <sub>CC</sub> = Open V <sub>I</sub> = 0V or V <sub>CC</sub>
C <sub>I/O</sub>	Input/Output Capacitance	8	pF	V <sub>CC</sub> = 3.3V V <sub>I</sub> = 0V or V <sub>CC</sub>
C <sub>PD</sub>	Power Dissipation Capacitance	32	pF	V <sub>CC</sub> = 3.3V V <sub>I</sub> = 0V or V <sub>CC</sub> F = 10 MHz