



CY54/74FCT652T

8-Bit Registered Transceiver

Features

- Function, pinout, and drive compatible with FCT and F logic
- FCT-C speed at 5.4 ns max. (Com'l)
FCT-A speed at 6.3 ns max. (Com'l)
- Reduced V_{OH} (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-off disable feature
- Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- Sink current 64 mA (Com'l),
 48 mA (Mil)
- Source current 32 mA (Com'l),
 12 mA (Mil)
- ESD > 2000V

- Independent register for A and B buses
- Multiplexed real-time and stored data transfer


Functional Description


The FCT652T consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. GAB and \overline{GBA} control pins are provided to control the transceiver functions. SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A LOW input

level selects real-time data and a HIGH selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by LOW-to-HIGH transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and \overline{GBA} . In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.




Function Table^[1]

Inputs						Data I/O		Operation or Function
GAB	GBA	CPAB	CPBA	SAB	SBA	A ₁ thru A ₈	B ₁ thru B ₈	
L	H	H or L	H or L	X	X	Input	Input	Isolation Store A and B Data
X	H	L	H or L	X	X	Input	Unspecified ^[2]	Store A, Hold B
H	H	X	X	X ^[1]	X	Input	Output	Store A in both registers
L	X	H or L	L	X	X	Unspecified ^[2]	Input	Hold A, Store B
L	L	X	X	X	X ^[1]	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

Notes:

- Select control=L; clocks can occur simultaneously.
Select control=H; clocks must be staggered in order to load both registers. H = HIGH Voltage Level, L = LOW Voltage Level, X = Don't Care, \downarrow = LOW-to-HIGH Transition.
- The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.



Maximum Ratings^{3,4}

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C
 Ambient Temperature with Power Applied -65°C to +135°C
 Supply Voltage to Ground Potential -0.5V to +7.0V
 DC Input Voltage -0.5V to +7.0V
 DC Output Voltage -0.5V to +7.0V
 DC Output Current (Maximum Sink Current/Pin) 120 mA
 Power Dissipation 0.5W

Static Discharge Voltage >2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Range	Ambient Temperature	V _{CC}
Commercial	CT, DT	0°C to +70°C	5V ± 5%
Commercial	T, AT	-40°C to +85°C	5V ± 5%
Military ⁵	All	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ⁶	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-32 mA, Com'l	2.0			V
		V _{CC} =Min., I _{OH} =-15 mA, Com'l	2.4	3.3		V
		V _{CC} =Min., I _{OH} =-12 mA, Mil	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA, Com'l		0.3	0.55	V
		V _{CC} =Min., I _{OL} =48 mA, Mil		0.3	0.55	V
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V
V _{IT}	Transition ⁷	All inputs		0.2		V
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _I	Input HIGH Current	V _{CC} =Max., V _{IN} =V _{CC}			5	μA
I _{IH}	Input HIGH Current	V _{CC} =Max., V _{IN} =2.7V			±1	μA
I _{IL}	Input LOW Current	V _{CC} =Max., V _{IN} =0.5V			±1	μA
I _{OZH}	Off State HIGH-Level Output Current	V _{CC} =Max., V _{OUT} =2.7V			10	μA
I _{OZL}	Off State LOW-Level Output Current	V _{CC} =Max., V _{OUT} =0.5V			-10	μA
I _{OS}	Output Short Circuit Current ⁸	V _{CC} =Max., V _{OUT} =0.0V	-60	-120	-225	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} =4.5V			±1	μA

Capacitance⁷

Parameter	Description	Typ. ⁶	Max.	Unit
C _{IN}	Input Capacitance	5	10	pF
C _{OUT}	Output Capacitance	9	12	pF

Notes:

- Unless otherwise noted, these limits are over the operating free-air temperature range.
- Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
- T_A is the "instant on" case temperature.
- Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
- This parameter is guaranteed but not tested.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.



Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. ^[6]	Max.	Unit
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} \leq 0.2V, V_{IN} \geq V_{CC} - 0.2V$	0.1	0.2	mA
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	$V_{CC} = \text{Max.}, V_{IN} = 3.4V^{[9]}$ $f_I = 0, \text{Outputs Open}$	0.5	2.0	mA
$I_{CC(D)}$	Dynamic Power Supply Current ^[10]	$V_{CC} = \text{Max.}, \text{One Input Toggling, 50\% Duty Cycle, Outputs Open, GAB} = \text{GND, GBA} = \text{GND, V}_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	0.06	0.12	mA/MHz
I_C	Total Power Supply Current ^[11]	$V_{CC} = \text{Max.}, f_0 = 10 \text{ MHz, 50\% Duty Cycle, Outputs Open, One Bit Toggling at } f_I = 5 \text{ MHz, GAB} = \text{GND, GBA} = \text{GND, SAB} = \text{CPAB} = \text{GND, SBA} = V_{CC}, V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	0.7	1.4	mA
		$V_{CC} = \text{Max.}, f_0 = 10 \text{ MHz, 50\% Duty Cycle, Outputs Open, One Bit Toggling at } f_I = 5 \text{ MHz, GAB} = \text{GND, GBA} = \text{GND, SAB} = \text{CPAB} = \text{GND, SBA} = V_{CC}, V_{IN} = 3.4V \text{ or } V_{IN} = \text{GND}$	1.2	3.4	mA
		$V_{CC} = \text{Max.}, f_0 = 10 \text{ MHz, 50\% Duty Cycle, Outputs Open, Eight Bits Toggling at } f_I = 5 \text{ MHz, GAB} = \text{GBA} = \text{GND, SAB} = \text{CPAB} = \text{GND, SBA} = V_{CC}, V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	2.8	5.6 ^[12]	mA
		$V_{CC} = \text{Max.}, f_0 = 10 \text{ MHz, 50\% Duty Cycle, Outputs Open, Eight Bits Toggling at } f_I = 5 \text{ MHz, GAB} = \text{GBA} = \text{GND, SAB} = \text{CPAB} = \text{GND, SBA} = V_{CC}, V_{IN} = 3.4V \text{ or } V_{IN} = \text{GND}$	5.1	14.6 ^[12]	mA

Notes:

- 9. Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- 10. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 11. $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} \cdot D_{IH} \cdot N_I + I_{CC(D)}(f_0/2 + f_I \cdot N_I)$
 $I_{CC} = \text{Quiescent Current with CMOS input levels}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL HIGH input } (V_{IN} = 3.4V)$
 $D_{IH} = \text{Duty Cycle for TTL inputs HIGH}$

- $N_I = \text{Number of TTL inputs at } D_{IH}$
- $I_{CC(D)} = \text{Dynamic Current caused by an input transition pair (HLH or LHL)}$
- $f_0 = \text{Clock frequency for registered devices, otherwise zero}$
- $f_I = \text{Input signal frequency}$
- $N_I = \text{Number of inputs changing at } f_I$
- 12. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.